Movatterモバイル変換


[0]ホーム

URL:


PPT, PDF7,914 views

Pipelining In computer

Pipelining is a technique used in microprocessors that allows multiple instruction stages to execute concurrently, improving processing efficiency. It involves various elements like instruction fetch, decode, execution, memory I/O, and write-back within defined time frames, while facing potential hazards such as data, control, and structural conflicts. The advantages include better resource utilization and faster execution, but it also requires additional hardware and may suffer from speed disruptions due to pipeline hazards.

Embed presentation

Downloaded 249 times
Hafiz Hamza AshrafHafiz Hamza Ashrafhafizhamza313@gmail.comhafizhamza313@gmail.com
PipeliningPipelining
CharacterizeCharacterize PipelinesPipelines1)1) Hardware or software implementation – pipelining can be implemented inHardware or software implementation – pipelining can be implemented ineither software or hardware.either software or hardware.2)2) Large or Small Scale – Stations in a pipeline can range from simplistic toLarge or Small Scale – Stations in a pipeline can range from simplistic topowerful, and a pipeline can range in length from short to long.powerful, and a pipeline can range in length from short to long.3)3) Synchronous or asynchronous flow – A synchronous pipeline operatesSynchronous or asynchronous flow – A synchronous pipeline operateslike an assembly line: at a given time, each station is processing somelike an assembly line: at a given time, each station is processing someamount of information. A asynchronous pipeline, allow a station toamount of information. A asynchronous pipeline, allow a station toforward information at any time.forward information at any time.4)4) Buffered or unbuffered flow – One stage of pipeline sends data directly toBuffered or unbuffered flow – One stage of pipeline sends data directly toanother one or a buffer is place between each pairs of stages.another one or a buffer is place between each pairs of stages.5)5) Finite Chunks or Continuous Bit Streams – The digital information thatFinite Chunks or Continuous Bit Streams – The digital information thatpasses though a pipeline can consist of a sequence or small data itemspasses though a pipeline can consist of a sequence or small data itemsor an arbitrarily long bit stream.or an arbitrarily long bit stream.6)6) Automatic Data Feed Or Manual Data Feed – Some implementations ofAutomatic Data Feed Or Manual Data Feed – Some implementations ofpipelines use a separate mechanism to move information, and otherpipelines use a separate mechanism to move information, and otherimplementations require each stage to participate in moving information.implementations require each stage to participate in moving information.
What is PipeliningWhat is Pipelining A technique used in advanced microprocessors whereA technique used in advanced microprocessors wherethe microprocessor begins executing a secondthe microprocessor begins executing a secondinstruction before the first has been completed.instruction before the first has been completed.- A Pipeline is a series of stages, where some work isA Pipeline is a series of stages, where some work isdone at each stage. The work is not finished until it hasdone at each stage. The work is not finished until it haspassed through all stages.passed through all stages. With pipelining, the computer architecture allows theWith pipelining, the computer architecture allows thenext instructions to be fetched while the processor isnext instructions to be fetched while the processor isperforming arithmetic operations, holding them in aperforming arithmetic operations, holding them in abuffer close to the processor until each instructionbuffer close to the processor until each instructionoperation can performed.operation can performed.
How Pipelines WorksHow Pipelines Works The pipeline is divided into segments andThe pipeline is divided into segments andeach segment can execute it operationeach segment can execute it operationconcurrently with the other segments.concurrently with the other segments.Once a segment completes an operations,Once a segment completes an operations,it passes the result to the next segment init passes the result to the next segment inthe pipeline and fetches the nextthe pipeline and fetches the nextoperations from the preceding segment.operations from the preceding segment.
ExampleExample
Instructions FetchInstructions Fetch The instruction Fetch (IF) stage is responsible forThe instruction Fetch (IF) stage is responsible forobtaining the requested instruction from memory. Theobtaining the requested instruction from memory. Theinstruction and the program counter (which isinstruction and the program counter (which isincremented to the next instruction) are stored in theincremented to the next instruction) are stored in theIF/ID pipeline register as temporary storage so that mayIF/ID pipeline register as temporary storage so that maybe used in the next stage at the start of the next clockbe used in the next stage at the start of the next clockcycle.cycle.
Instruction DecodeInstruction Decode The Instruction Decode (ID) stage is responsible forThe Instruction Decode (ID) stage is responsible fordecoding the instruction and sending out the variousdecoding the instruction and sending out the variouscontrol lines to the other parts of the processor. Thecontrol lines to the other parts of the processor. Theinstruction is sent to the control unit where it is decodedinstruction is sent to the control unit where it is decodedand the registers are fetched from the register file.and the registers are fetched from the register file.
ExecutionExecution The Execution (EX) stage is where any calculations areThe Execution (EX) stage is where any calculations areperformed. The main component in this stage is theperformed. The main component in this stage is theALU. The ALU is made up of arithmetic, logic andALU. The ALU is made up of arithmetic, logic andcapabilities.capabilities.
Memory and IOMemory and IO The Memory and IO (MEM) stage is responsible forThe Memory and IO (MEM) stage is responsible forstoring and loading values to and from memory. It alsostoring and loading values to and from memory. It alsoresponsible for input or output from the processor. If theresponsible for input or output from the processor. If thecurrent instruction is not of Memory or IO type than thecurrent instruction is not of Memory or IO type than theresult from the ALU is passed through to the write backresult from the ALU is passed through to the write backstage.stage.
Write BackWrite Back The Write Back (WB) stage is responsibleThe Write Back (WB) stage is responsiblefor writing the result of a calculation,for writing the result of a calculation,memory access or input into the registermemory access or input into the registerfile.file.
Operation TimingsOperation Timings Estimated timings for each ofEstimated timings for each ofthe stages:the stages:InstructionInstructionFetchFetch2ns2nsInstructionInstructionDecodeDecode1ns1nsExecutionExecution 2ns2nsMemoryMemoryand IOand IO2ns2nsWrite BackWrite Back 1ns1ns
Advantages/DisadvantagesAdvantages/DisadvantagesAdvantages:Advantages: More efficient use of processorMore efficient use of processor Quicker time of execution of large number ofQuicker time of execution of large number ofinstructionsinstructionsDisadvantages:Disadvantages: Pipelining involves adding hardware to the chipPipelining involves adding hardware to the chip Inability to continuously run the pipelineInability to continuously run the pipelineat full speed because of pipeline hazardsat full speed because of pipeline hazardswhich disrupt the smooth execution of thewhich disrupt the smooth execution of thepipeline.pipeline.
Pipeline HazardsPipeline Hazards Data Hazards – an instruction uses the result of theData Hazards – an instruction uses the result of theprevious instruction. A hazard occurs exactly when anprevious instruction. A hazard occurs exactly when aninstruction tries to read a register in its ID stage that aninstruction tries to read a register in its ID stage that anearlier instruction intends to write in its WB stage.earlier instruction intends to write in its WB stage. Control Hazards – the location of an instruction dependsControl Hazards – the location of an instruction dependson previous instructionon previous instruction Structural Hazards – two instructions need to access theStructural Hazards – two instructions need to access thesame resourcesame resource
Data HazardsData Hazards
StallingStalling Stalling involves halting the flow of instructions until theStalling involves halting the flow of instructions until therequired result is ready to be used. However stallingrequired result is ready to be used. However stallingwastes processor time by doing nothing while waitingwastes processor time by doing nothing while waitingfor the result.for the result.
Type of PipeliningType of Pipelining Software PipeliningSoftware Pipelining1) Can Handle Complex Instructions1) Can Handle Complex Instructions2) Allows programs to be reused2) Allows programs to be reused Hardware PipeliningHardware Pipelining1) Help designer manage complexity – a1) Help designer manage complexity – acomplex task can be divided into smaller,complex task can be divided into smaller,more manageable pieces.more manageable pieces.2) Hardware pipelining offers higher2) Hardware pipelining offers higherperformanceperformance
Type of Hardware PipelinesType of Hardware Pipelines Instruction Pipeline -Instruction Pipeline - AnAn instruction pipelineinstruction pipeline is veryis verysimilar to a manufacturing assembly line.similar to a manufacturing assembly line.1st stage receives some parts, performs its assembly task,1st stage receives some parts, performs its assembly task,and passes the results to the second stage;and passes the results to the second stage;2nd stage takes the partially assembled product from the2nd stage takes the partially assembled product from thefirst stage, performs its task, and passes its work to thefirst stage, performs its task, and passes its work to thethird stage;third stage;3rd stage does its work, passing the results to the last3rd stage does its work, passing the results to the laststage, which completes the task and outputs its results.stage, which completes the task and outputs its results. Data Pipeline – data pipeline is designed to pass dataData Pipeline – data pipeline is designed to pass datafrom stage to stage.from stage to stage.
Instruction Pipelines ConflictInstruction Pipelines Conflict It divided into two categories.It divided into two categories. Data ConflictsData Conflicts Branch ConflictsBranch Conflicts When the current instruction changes a register that theWhen the current instruction changes a register that thenext one needed, data conflicts happens.next one needed, data conflicts happens. When the current instruction make a jump, branchWhen the current instruction make a jump, branchconflicts happens.conflicts happens.
ReferencesReferences http://www.cs.sjsu.edu/~lee/cs147/fall2003http://www.cs.sjsu.edu/~lee/cs147/fall2003/23147L25Pipelining.ppt/23147L25Pipelining.ppt http://murray.newcastle.edu.au/users/studhttp://murray.newcastle.edu.au/users/students/1999/c9311421/pipe.html#s5ents/1999/c9311421/pipe.html#s5
 You can comment or mail for any questionYou can comment or mail for any questionat:at: hafizhamza313@gmail.comhafizhamza313@gmail.com www.drhamza.webs.comwww.drhamza.webs.comThanksThanks

Recommended

PDF
Process scheduling (CPU Scheduling)
PPTX
Superscalar processor
PPTX
Principal Sources of Optimization in compiler design
 
PPTX
pipelining
PPT
Pipelining slides
PPTX
Superscalar & superpipeline processor
PPT
Parallel processing and pipelining
PDF
EE6602 Embedded System
PPTX
Unit 4 _ ARM Processors .pptx
PPTX
Parallel processing
PDF
FIFO Design
PDF
22CS201 COA
PPTX
REAL TIME OPERATING SYSTEM
PPS
Ram and-rom-chips
PPTX
Post Machine
PPTX
Risc and cisc
PPT
Scheduling algorithms
PPT
Real-Time Operating Systems
PPTX
Instruction Cycle in Computer Organization.pptx
PPT
ARM - Advance RISC Machine
PPTX
Lecture 37
PDF
Embedded systems basics
PDF
RTOS - Real Time Operating Systems
PPT
Pipelining
PDF
Dual port ram
PPTX
cpu scheduling
PPTX
ARM Exception and interrupts
PPTX
Operating Systems: Process Scheduling
PPT
Unit 3
PPTX
Pipeline & Nonpipeline Processor

More Related Content

PDF
Process scheduling (CPU Scheduling)
PPTX
Superscalar processor
PPTX
Principal Sources of Optimization in compiler design
 
PPTX
pipelining
PPT
Pipelining slides
PPTX
Superscalar & superpipeline processor
PPT
Parallel processing and pipelining
PDF
EE6602 Embedded System
Process scheduling (CPU Scheduling)
Superscalar processor
Principal Sources of Optimization in compiler design
 
pipelining
Pipelining slides
Superscalar & superpipeline processor
Parallel processing and pipelining
EE6602 Embedded System

What's hot

PPTX
Unit 4 _ ARM Processors .pptx
PPTX
Parallel processing
PDF
FIFO Design
PDF
22CS201 COA
PPTX
REAL TIME OPERATING SYSTEM
PPS
Ram and-rom-chips
PPTX
Post Machine
PPTX
Risc and cisc
PPT
Scheduling algorithms
PPT
Real-Time Operating Systems
PPTX
Instruction Cycle in Computer Organization.pptx
PPT
ARM - Advance RISC Machine
PPTX
Lecture 37
PDF
Embedded systems basics
PDF
RTOS - Real Time Operating Systems
PPT
Pipelining
PDF
Dual port ram
PPTX
cpu scheduling
PPTX
ARM Exception and interrupts
PPTX
Operating Systems: Process Scheduling
Unit 4 _ ARM Processors .pptx
Parallel processing
FIFO Design
22CS201 COA
REAL TIME OPERATING SYSTEM
Ram and-rom-chips
Post Machine
Risc and cisc
Scheduling algorithms
Real-Time Operating Systems
Instruction Cycle in Computer Organization.pptx
ARM - Advance RISC Machine
Lecture 37
Embedded systems basics
RTOS - Real Time Operating Systems
Pipelining
Dual port ram
cpu scheduling
ARM Exception and interrupts
Operating Systems: Process Scheduling

Similar to Pipelining In computer

PPT
Unit 3
PPTX
Pipeline & Nonpipeline Processor
PPTX
Pipelining of Processors
PPT
Computer architecture pipelining
PPTX
pipelining
PDF
Computer SAarchitecture Lecture 6_Pip.pdf
PPT
Pipelining
PPT
Coa.ppt2
PPTX
Pipelining of Processors Computer Architecture
PPT
Pipeline hazard
PPT
pipelining
PPTX
pipeline in computer architecture design
PDF
Pipelining computer organization btech engineering
 
PDF
Pipelining 16 computers Artitacher pdf
PPT
Pipelining in computer architecture
PPTX
complete DLD.pptxbjngjjgujjhhujhhhuujhguh
PPT
Pipelining
PPTX
pipelining.pptx
PPTX
3 Pipelining
PPT
Instruction pipelining
Unit 3
Pipeline & Nonpipeline Processor
Pipelining of Processors
Computer architecture pipelining
pipelining
Computer SAarchitecture Lecture 6_Pip.pdf
Pipelining
Coa.ppt2
Pipelining of Processors Computer Architecture
Pipeline hazard
pipelining
pipeline in computer architecture design
Pipelining computer organization btech engineering
 
Pipelining 16 computers Artitacher pdf
Pipelining in computer architecture
complete DLD.pptxbjngjjgujjhhujhhhuujhguh
Pipelining
pipelining.pptx
3 Pipelining
Instruction pipelining

More from Talesun Solar USA Ltd.

PPTX
What is http?
PPTX
Inner Join In Ms Access
PPTX
History of Database
PPTX
How to delect data with the help of
PPTX
Sale management
PPTX
PPTX
Entity relationship diagram
PPTX
Vehicular ad hoc network
PPT
Satellite network
PPTX
PPT
Instruction cycle
PPTX
What is http?
Inner Join In Ms Access
History of Database
How to delect data with the help of
Sale management
Entity relationship diagram
Vehicular ad hoc network
Satellite network
Instruction cycle

Recently uploaded

PDF
Rolling out Enterprise AI: Tools, Insights, and Team Empowerment
PDF
Transcript: The partnership effect: Libraries and publishers on collaborating...
PDF
Oracle MySQL HeatWave - One Page - Version 3
PDF
Oracle MySQL HeatWave - Complete - Version 3
PDF
So You Want to Work at Google | DevFest Seattle 2025
PDF
Integrating AI with Meaningful Human Collaboration
PDF
10 Best Automation QA Testing Software Tools in 2025.pdf
PPTX
Support, Monitoring, Continuous Improvement & Scaling Agentic Automation [3/3]
PDF
"DISC as GPS for team leaders: how to lead a team from storming to performing...
 
PDF
Supervised Machine Learning Approaches for Log-Based Anomaly Detection: A Cas...
PDF
The Evolving Role of the CEO in the Age of AI
PDF
Transforming Content Operations in the Age of AI
PDF
Lets Build a Serverless Function with Kiro
PDF
[BDD 2025 - Full-Stack Development] The Modern Stack: Building Web & AI Appli...
PPTX
The power of Slack and MuleSoft | Bangalore MuleSoft Meetup #60
PDF
Dev Dives: Build smarter agents with UiPath Agent Builder
PDF
Transforming Supply Chains with Amazon Bedrock AgentCore (AWS Swiss User Grou...
PPTX
Connecting the unconnectable: Exploring LoRaWAN for IoT
PDF
[BDD 2025 - Artificial Intelligence] AI for the Underdogs: Innovation for Sma...
PDF
How Much Does It Cost to Build an eCommerce Website in 2025.pdf
Rolling out Enterprise AI: Tools, Insights, and Team Empowerment
Transcript: The partnership effect: Libraries and publishers on collaborating...
Oracle MySQL HeatWave - One Page - Version 3
Oracle MySQL HeatWave - Complete - Version 3
So You Want to Work at Google | DevFest Seattle 2025
Integrating AI with Meaningful Human Collaboration
10 Best Automation QA Testing Software Tools in 2025.pdf
Support, Monitoring, Continuous Improvement & Scaling Agentic Automation [3/3]
"DISC as GPS for team leaders: how to lead a team from storming to performing...
 
Supervised Machine Learning Approaches for Log-Based Anomaly Detection: A Cas...
The Evolving Role of the CEO in the Age of AI
Transforming Content Operations in the Age of AI
Lets Build a Serverless Function with Kiro
[BDD 2025 - Full-Stack Development] The Modern Stack: Building Web & AI Appli...
The power of Slack and MuleSoft | Bangalore MuleSoft Meetup #60
Dev Dives: Build smarter agents with UiPath Agent Builder
Transforming Supply Chains with Amazon Bedrock AgentCore (AWS Swiss User Grou...
Connecting the unconnectable: Exploring LoRaWAN for IoT
[BDD 2025 - Artificial Intelligence] AI for the Underdogs: Innovation for Sma...
How Much Does It Cost to Build an eCommerce Website in 2025.pdf

Pipelining In computer

  • 1.
    Hafiz Hamza AshrafHafizHamza Ashrafhafizhamza313@gmail.comhafizhamza313@gmail.com
  • 2.
  • 3.
    CharacterizeCharacterize PipelinesPipelines1)1) Hardwareor software implementation – pipelining can be implemented inHardware or software implementation – pipelining can be implemented ineither software or hardware.either software or hardware.2)2) Large or Small Scale – Stations in a pipeline can range from simplistic toLarge or Small Scale – Stations in a pipeline can range from simplistic topowerful, and a pipeline can range in length from short to long.powerful, and a pipeline can range in length from short to long.3)3) Synchronous or asynchronous flow – A synchronous pipeline operatesSynchronous or asynchronous flow – A synchronous pipeline operateslike an assembly line: at a given time, each station is processing somelike an assembly line: at a given time, each station is processing someamount of information. A asynchronous pipeline, allow a station toamount of information. A asynchronous pipeline, allow a station toforward information at any time.forward information at any time.4)4) Buffered or unbuffered flow – One stage of pipeline sends data directly toBuffered or unbuffered flow – One stage of pipeline sends data directly toanother one or a buffer is place between each pairs of stages.another one or a buffer is place between each pairs of stages.5)5) Finite Chunks or Continuous Bit Streams – The digital information thatFinite Chunks or Continuous Bit Streams – The digital information thatpasses though a pipeline can consist of a sequence or small data itemspasses though a pipeline can consist of a sequence or small data itemsor an arbitrarily long bit stream.or an arbitrarily long bit stream.6)6) Automatic Data Feed Or Manual Data Feed – Some implementations ofAutomatic Data Feed Or Manual Data Feed – Some implementations ofpipelines use a separate mechanism to move information, and otherpipelines use a separate mechanism to move information, and otherimplementations require each stage to participate in moving information.implementations require each stage to participate in moving information.
  • 4.
    What is PipeliningWhatis Pipelining A technique used in advanced microprocessors whereA technique used in advanced microprocessors wherethe microprocessor begins executing a secondthe microprocessor begins executing a secondinstruction before the first has been completed.instruction before the first has been completed.- A Pipeline is a series of stages, where some work isA Pipeline is a series of stages, where some work isdone at each stage. The work is not finished until it hasdone at each stage. The work is not finished until it haspassed through all stages.passed through all stages. With pipelining, the computer architecture allows theWith pipelining, the computer architecture allows thenext instructions to be fetched while the processor isnext instructions to be fetched while the processor isperforming arithmetic operations, holding them in aperforming arithmetic operations, holding them in abuffer close to the processor until each instructionbuffer close to the processor until each instructionoperation can performed.operation can performed.
  • 5.
    How Pipelines WorksHowPipelines Works The pipeline is divided into segments andThe pipeline is divided into segments andeach segment can execute it operationeach segment can execute it operationconcurrently with the other segments.concurrently with the other segments.Once a segment completes an operations,Once a segment completes an operations,it passes the result to the next segment init passes the result to the next segment inthe pipeline and fetches the nextthe pipeline and fetches the nextoperations from the preceding segment.operations from the preceding segment.
  • 6.
  • 8.
    Instructions FetchInstructions FetchThe instruction Fetch (IF) stage is responsible forThe instruction Fetch (IF) stage is responsible forobtaining the requested instruction from memory. Theobtaining the requested instruction from memory. Theinstruction and the program counter (which isinstruction and the program counter (which isincremented to the next instruction) are stored in theincremented to the next instruction) are stored in theIF/ID pipeline register as temporary storage so that mayIF/ID pipeline register as temporary storage so that maybe used in the next stage at the start of the next clockbe used in the next stage at the start of the next clockcycle.cycle.
  • 9.
    Instruction DecodeInstruction DecodeThe Instruction Decode (ID) stage is responsible forThe Instruction Decode (ID) stage is responsible fordecoding the instruction and sending out the variousdecoding the instruction and sending out the variouscontrol lines to the other parts of the processor. Thecontrol lines to the other parts of the processor. Theinstruction is sent to the control unit where it is decodedinstruction is sent to the control unit where it is decodedand the registers are fetched from the register file.and the registers are fetched from the register file.
  • 10.
    ExecutionExecution The Execution(EX) stage is where any calculations areThe Execution (EX) stage is where any calculations areperformed. The main component in this stage is theperformed. The main component in this stage is theALU. The ALU is made up of arithmetic, logic andALU. The ALU is made up of arithmetic, logic andcapabilities.capabilities.
  • 11.
    Memory and IOMemoryand IO The Memory and IO (MEM) stage is responsible forThe Memory and IO (MEM) stage is responsible forstoring and loading values to and from memory. It alsostoring and loading values to and from memory. It alsoresponsible for input or output from the processor. If theresponsible for input or output from the processor. If thecurrent instruction is not of Memory or IO type than thecurrent instruction is not of Memory or IO type than theresult from the ALU is passed through to the write backresult from the ALU is passed through to the write backstage.stage.
  • 12.
    Write BackWrite BackThe Write Back (WB) stage is responsibleThe Write Back (WB) stage is responsiblefor writing the result of a calculation,for writing the result of a calculation,memory access or input into the registermemory access or input into the registerfile.file.
  • 13.
    Operation TimingsOperation TimingsEstimated timings for each ofEstimated timings for each ofthe stages:the stages:InstructionInstructionFetchFetch2ns2nsInstructionInstructionDecodeDecode1ns1nsExecutionExecution 2ns2nsMemoryMemoryand IOand IO2ns2nsWrite BackWrite Back 1ns1ns
  • 14.
    Advantages/DisadvantagesAdvantages/DisadvantagesAdvantages:Advantages: More efficientuse of processorMore efficient use of processor Quicker time of execution of large number ofQuicker time of execution of large number ofinstructionsinstructionsDisadvantages:Disadvantages: Pipelining involves adding hardware to the chipPipelining involves adding hardware to the chip Inability to continuously run the pipelineInability to continuously run the pipelineat full speed because of pipeline hazardsat full speed because of pipeline hazardswhich disrupt the smooth execution of thewhich disrupt the smooth execution of thepipeline.pipeline.
  • 15.
    Pipeline HazardsPipeline HazardsData Hazards – an instruction uses the result of theData Hazards – an instruction uses the result of theprevious instruction. A hazard occurs exactly when anprevious instruction. A hazard occurs exactly when aninstruction tries to read a register in its ID stage that aninstruction tries to read a register in its ID stage that anearlier instruction intends to write in its WB stage.earlier instruction intends to write in its WB stage. Control Hazards – the location of an instruction dependsControl Hazards – the location of an instruction dependson previous instructionon previous instruction Structural Hazards – two instructions need to access theStructural Hazards – two instructions need to access thesame resourcesame resource
  • 16.
  • 17.
    StallingStalling Stalling involveshalting the flow of instructions until theStalling involves halting the flow of instructions until therequired result is ready to be used. However stallingrequired result is ready to be used. However stallingwastes processor time by doing nothing while waitingwastes processor time by doing nothing while waitingfor the result.for the result.
  • 19.
    Type of PipeliningTypeof Pipelining Software PipeliningSoftware Pipelining1) Can Handle Complex Instructions1) Can Handle Complex Instructions2) Allows programs to be reused2) Allows programs to be reused Hardware PipeliningHardware Pipelining1) Help designer manage complexity – a1) Help designer manage complexity – acomplex task can be divided into smaller,complex task can be divided into smaller,more manageable pieces.more manageable pieces.2) Hardware pipelining offers higher2) Hardware pipelining offers higherperformanceperformance
  • 20.
    Type of HardwarePipelinesType of Hardware Pipelines Instruction Pipeline -Instruction Pipeline - AnAn instruction pipelineinstruction pipeline is veryis verysimilar to a manufacturing assembly line.similar to a manufacturing assembly line.1st stage receives some parts, performs its assembly task,1st stage receives some parts, performs its assembly task,and passes the results to the second stage;and passes the results to the second stage;2nd stage takes the partially assembled product from the2nd stage takes the partially assembled product from thefirst stage, performs its task, and passes its work to thefirst stage, performs its task, and passes its work to thethird stage;third stage;3rd stage does its work, passing the results to the last3rd stage does its work, passing the results to the laststage, which completes the task and outputs its results.stage, which completes the task and outputs its results. Data Pipeline – data pipeline is designed to pass dataData Pipeline – data pipeline is designed to pass datafrom stage to stage.from stage to stage.
  • 21.
    Instruction Pipelines ConflictInstructionPipelines Conflict It divided into two categories.It divided into two categories. Data ConflictsData Conflicts Branch ConflictsBranch Conflicts When the current instruction changes a register that theWhen the current instruction changes a register that thenext one needed, data conflicts happens.next one needed, data conflicts happens. When the current instruction make a jump, branchWhen the current instruction make a jump, branchconflicts happens.conflicts happens.
  • 22.
  • 23.
     You cancomment or mail for any questionYou can comment or mail for any questionat:at: hafizhamza313@gmail.comhafizhamza313@gmail.com www.drhamza.webs.comwww.drhamza.webs.comThanksThanks

[8]ページ先頭

©2009-2025 Movatter.jp