soc-design
Here are 14 public repositories matching this topic...
Sort:Most stars
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
- Updated
Feb 26, 2025 - Python
Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description and software programming languages
- Updated
Jul 26, 2024 - HTML
A textbook on understanding system on chip design
- Updated
Jul 19, 2023
A reference book on System-on-Chip Design
- Updated
Apr 5, 2024
A textbook on system on chip design using Arm Cortex-A
- Updated
May 14, 2024
Open-source Non-coherent CHI Bridge (CHI SN-F to AXI-4 bridge)
- Updated
Oct 9, 2024 - Scala
SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course
- Updated
Dec 19, 2023 - SystemVerilog
Entries for the 2023 5th National College Student Integrated Circuit EDA Elite Challenge. SoC chip physical layout static IR drop prediction project based on methods such as image processing and NLP unsupervised learning.
- Updated
Aug 12, 2024 - Python
Digital VLSI Soc-Physical Design (Picorv32)
- Updated
Sep 17, 2024
BDD Gherkin implementation in native SystemVerilog, based on UVM.
- Updated
Nov 16, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to thesoc-design topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thesoc-design topic, visit your repo's landing page and select "manage topics."