gdsii-flow
Here are 3 public repositories matching this topic...
Report of the contents learned in the 5-day workshop by VSD regarding the open-source EDA tools in the VLSI industry
- Updated
Feb 25, 2021
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
- Updated
Apr 26, 2023 - Verilog
A complete setup for Qflow, an open-source digital VLSI design flow. This repo provides pre-configured example projects, automated installation scripts, and step-by-step instructions to synthesize, place, and route Verilog designs into GDSII layouts. Supports both running example designs and using your own Verilog.
- Updated
Mar 28, 2025 - Python
Improve this page
Add a description, image, and links to thegdsii-flow topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thegdsii-flow topic, visit your repo's landing page and select "manage topics."