#
firesim
Here are 4 public repositories matching this topic...
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
boomrocketrocket-chipchip-generatorchiselriscvrtlperipheralssocout-of-ordersuperscalarrisc-vfiresimacceleratorschipyardhwacha
- Updated
Mar 20, 2025 - Scala
FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
- Updated
Mar 17, 2025 - Scala
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
- Updated
Dec 5, 2024 - Python
BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors
- Updated
Mar 29, 2021 - Python
Improve this page
Add a description, image, and links to thefiresim topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thefiresim topic, visit your repo's landing page and select "manage topics."