PinnedLoading

1. UCLA-VAST/RapidStreamUCLA-VAST/RapidStreamPublic

   [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.

   Python 121 18

2. UCLA-VAST/AutoBridgeUCLA-VAST/AutoBridgePublic

   [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.

   C++ 122 26

3. rapidstream-org/rapidstream-taparapidstream-org/rapidstream-tapaPublic

   RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.

   C++ 165 34