Overview
Up to 10X Scalar Compute Generational Uplift1
An enhanced processing system designed to offer up to 200k DMIPs of compute for complex decision making & similar workloads—expanding possibilities for embedded systems.
World-Class Programmable Logic
AMD programmable logic fuels differentiation—empowering designers to connect to any type of sensor and build low-latency proprietary processing functions.
Superior Integration for System Efficiency
Hard video processing IP, 100G Ethernet, PCIe® Gen5, and DDR memory controllers enable next-generation applications within tight area & power constraints.
Enable Extreme Performance
Expect more compute,1 faster memory,2 and higher definition
Versal Prime Series Gen 2 adaptive SoCs deliver performance and efficiency for video, control, and software-defined applications, with a broad portfolio of devices to choose from.
Supporting Embedded Systems
Achieve system targets—today and tomorrow
Offering world-class programmable logic for ongoing adaptability, Versal Prime Series Gen 2 adaptive SoCs help ensure performance requirements can be met even within fixed area and power constraints.
Product Advantages
Introducing the Versal Prime Series Gen 2
Versal Prime Series Gen 2 adaptive SoCs combine world-class Versal programmable logic with a new high-performance processing system of integrated Arm® CPUs, enhanced functional safety and security features, and an expanded suite of hard IP to deliver breakthrough performance for embedded systems.
See the data sheet overview for the available feature combinations per device/package.
Key Features
See the data sheet overview for the available feature combinations per device/package.
Processing System
Up to 8x Arm Cortex®-A78AE application processors and up to 10x Cortex-R52 real-time processors offer over 200k DMIPs of total compute with support for USB 3.2, DisplayPort™ 1.4, 10 GbE, PCIe® Gen5, and additional peripherals.
Programmable Logic & I/O
World-class Versal programmable logic and new high-performance X5IO with MIPI C-PHY support provide flexibility, real-time processing, and future adaptability.
Safety and Security Features
Upgradedsafety andsecurity features include SIL 3 operation of the processing system, NoC, memory controllers, a new application security unit, and other security enhancements over the previous generation. The processing system is designed to deliver up to 100k DMIPs of compute for SIL 3 applications.3
Hard Video Encode & Decode
Enhanced video codec unit (VCU) tiles support 4K60, 4:4:4, 12-bit HEVC & AVC encode & decode. The Versal Prime Series Gen 2 features devices with up to 2 VCU tiles, doubling the number of 1080p60 streams vs. previous generation and supporting up to 8K30 in a single device.
DDR5 & LPDDR5X
Hard DDR memory controllers support DDR5-6400 and LPDDR5X 8533 with new inline crypto functionality—offering up to 170 GB/s memory bandwidth.
Integrated GPU
An Arm Mali™-G78AE GPU enables display/HMI applications at up to 4K60 resolutions with up to 268 GFLOPs of compute.4 Read thewhite paper for additional information.
Explore Additional Versal Adaptive SoC Features
Versal Prime Series Gen 2 Product Brief
Learn how the Versal Prime Series Gen 2 devices offer extreme performance in a minimal footprint, with flexible, real-time sensor processing—easily handling complex embedded computing workloads while avoiding the overhead of a multi-chip solution.
Applications & Industries
Broadcast and Pro AV
From capturing content to enabling virtual production and creating live events, the enhanced video and graphics capabilities of Versal Prime Series Gen 2 devices enable Broadcast and Pro AV equipment suppliers to deliver even more compelling experiences.
Aerospace & Defense
Versal Prime Series Gen 2 is suitable for a multitude of A&D applications spanning mission computing to display systems, onboard networking, software defined radio, flight control systems, position timing and navigation, to the most advanced detection and tracking, as well as sensor fusion systems.
Medical Imaging
Achieving high-quality images, attaining scan depth, and displaying real-time results are important attributes for today's medical diagnostic imaging equipment. A system-on-chip family like the Versal Prime Series Gen 2 is an ideal platform for medical imaging equipment due to its targeted compute and memory performance, programmable logic, digital signal processing capability, hardened functional blocks, and next-generation high-speed connectivity.
Product Specifications
Processing System
| 2VM3358 | 2VM3558 | 2VM3654 | 2VM3858 | ||
| # Application Cores / # Real-Time Cores | 8/10 | 8/10 | 4/6 | 8/10 | |
| Application Cores | Core Details | Arm® Cortex®-A78AE, 64 KB I w/parity & D w/ECC L1 Cache, 512 KB L2 Cache | |||
| Cores per Cluster / # Clusters | 2/4 | 2/4 | 4/1 | 2/4 | |
| L3 Cache per Cluster (MB) | 1 | 1 | 2 | 1 | |
| System-Level Cache (MB) | 4 | 4 | 0 | 4 | |
| Real-Time Cores | Core Details | Arm Cortex-R52, 32 KB L1 Cache w/ECC, 128 KB TCM w/ECC | |||
| Cores per Cluster / # Clusters | 2/5 | 2/5 | 2/3 | 2/5 | |
| On-Chip Memory w/ECC (MB) | 2 | 2 | 1 | 2 | |
| High-Speed Connectivity | PCI Express® Gen5 x4, USB 3.2, DisplayPort™ 1.4, 10G Ethernet, 1G Ethernet, UFS 3.1 | ||||
| General Connectivity | CAN/CAN-FD, SPI, UART, USB 2.0, I2C/I3C, GPIO | ||||
Programmable Logic
| 2VM3358 | 2VM3558 | 2VM3654 | 2VM3858 | |
|---|---|---|---|---|
| System Logic Cells | 206,920 | 492,188 | 695,800 | 1,188,040 |
| LUTs | 94,592 | 225,000 | 318,080 | 543,104 |
| DSP Engines | 184 | 700 | 1,428 | 2,064 |
Memory, Interface, I/O & Transceivers
| 2VM3358 | 2VM3558 | 2VM3654 | 2VM3858 | |
|---|---|---|---|---|
| Total PL Memory (Mb) | 21.1 | 23.9 | 55.2 | 97.0 |
| Max. Memory Bandwidth (LPDDR5X) | 102 GB/s | 136 GB/s | 136 GB/s | 170 GB/s |
| 100G Multirate Ethernet MAC | 1 | 1 | 2 | 3 |
| PL PCIe (Gen5x4) | 1 | 3 | 2 | 4 |
| High-Speed Crypto Engine (HSC) | 0 | 0 | 1 | 0 |
| High-Performance I/O | 260 | 384 | 288 | 512 |
| GTYP Transceivers (PL-Only) | 4 | 12 | 24 | 20 |
Image/Video Processing
| 2VM3358 | 2VM3558 | 2VM3654 | 2VM3858 | |
|---|---|---|---|---|
| Video Codec Unit (VCU) Tiles | 1 | 1 | 2 | 1 |
| GPU Cores (Arm Mali-G78AE) | 4 | 4 | 1 | 4 |
For All Developers
AMD provides leadership software and hardware development environments for designing with adaptive SoCs and FPGAs, offering a comprehensive set of familiar and powerful tools, libraries, and methodologies.
This primarily includes the Vivado™ Design Suite, which helps hardware designers reduce compile times and design iterations while more accurately estimating power. In addition, the AMD Vitis™ unified software platform enables building advanced, performance-optimized system designs (including high-performance DSP with AI Engine technology) using AMD adaptive SoCs and FPGAs, along with other tools (compilers, simulators, etc.), IP, and solutions.
These environments reduce development time while allowing developers to achieve high performance per watt. They also enable both automation and user control to all types of developers from AI scientists, application and algorithm engineers, embedded software developers, and traditional hardware developers.
Go toVivado for Versal web page to learn more about the significant improvements made in the Vivado Design Suite.
- Vitis Unified Software Development PlatformThe AMD Vitis™ software platform is a development environment for developing designs that include FPGA fabric, Arm® processor subsystems, and AI Engines. The Vitis tools work in conjunction with AMD Vivado™ Design Suite to provide a high level of abstraction over RTL for design development.
- Vitis AIThe Vitis™ AI software is a comprehensive AI inference development solution for AMD devices, boards, Alveo™ data center acceleration cards, select PCs, laptops, and workstations. It consists of a rich set of AI models, optimized neural processing unit (NPU) cores, tools, libraries, and example designs for AI at the edge, endpoints, and in the data center. It is designed with high efficiency and ease of use in mind, unleashing the full potential of AI acceleration on AMD adaptive SoCs and AMD Ryzen™ AI powered PCs.
- Vitis HLSThe Vitis™ HLS tool allows users to easily create complex FPGA algorithms by synthesizing a C/C++ function into RTL. The Vitis HLS tool is tightly integrated with both the Vivado™ Design Suite for synthesis and place & route and the Vitis™ unified software platform for heterogeneous system designs and applications.
- Vitis Model ComposerVitis™ Model Composer is a model-based design tool that enables rapid design exploration within the MathWorks MATLAB® and Simulink® environment and accelerates the path to production on AMD devices through automatic code generation.You can design your DSP algorithms and iterate through them using high-level, performance-optimized blocks and validate functional correctness through system-level simulations. Vitis Model Composer transforms your design into a production-quality implementation through automatic optimizations.
- Vivado Design SuiteGo to linkVivado™ Design Suite is the design software for AMD adaptive SoCs and FPGAs. It includes: design entry, synthesis, place and route, and verification/simulation tools. Vivado tools support design entry in traditional HDL like VHDL and Verilog. It also supports a graphical user interface-based tool called the IP Integrator (IPI) that allows for a plug-and-play IP integration design environment. The Vivado Design Suite delivers exceptional synthesis and implementation for today’s complex FPGAs and adaptive SoCs with built-in capabilities for timing closure and methodology.
- OS & Embedded RuntimeGo to linkBuilt on the open-source Yocto Project™, AMD Embedded Development Framework (EDF) delivers a complete out-of-the-box experience with a modular, scalable, and system-level development environment that streamlines and accelerates the path from development to deployment.
Resources
Stay Informed
Join the Versal adaptive SoC notification list to receive the latest news and updates.
Footnotes- Based on the combined total DMIPs of the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 processing systems when configured with 8 Arm Cortex-A78AE applications cores @2.2 GHz and 10 Arm Cortex-R52 real-time cores @1.05 GHz, compared to the published combined total DMIPs of the processing systems in the respective first generation Versal AI Edge Series and Versal Prime Series. Versal AI Edge Series Gen 2 and Prime Series Gen 2: Highest available speed grade, 0.88V PS operating voltage, split-mode operation, maximum supported operating frequency. First generation Versal AI Edge Series and Prime Series operating conditions: Highest available speed grade, 0.88V PS operating voltage, maximum supported operating frequency. Results may vary based on configuration and operating conditions. (VER-104)
- Based on AMD internal analysis of the expected supported memory data rates of the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 vs. published supported memory rates of the previous generation products, respectively. Memory data rates for the Versal Gen 2 products are subject to change when final products are released in market. (VER-032)
- Based on AMD internal pre-silicon functional safety targets and performance estimates for total DMIPs of the application processing unit (APU) in the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 processing system when configured with 8 Arm Cortex-A78AE applications cores @2.2 GHz. Operating conditions: Highest available speed grade, 0.88V PS operating voltage, and maximum supported operating frequency, with all APU cores operating in lock-step mode. Actual performance will vary when final products are released in market. (VER-028)
- Based on Arm published product specifications for the Versal AI Edge Series Gen 2 and the Versal Prime Series Gen 2 devices, respectively configured with a 4-core Arm Mali-G78AE GPU, maximum operating frequency 1050 MHz, 64 FP32 per ops/clock/core, and 4 texels per ops/clock/core. Actual Versal AI Edge Series Gen 2 and Prime Series Gen 2 product performance will vary when final products are released in market. (VER-030)
- Based on the combined total DMIPs of the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 processing systems when configured with 8 Arm Cortex-A78AE applications cores @2.2 GHz and 10 Arm Cortex-R52 real-time cores @1.05 GHz, compared to the published combined total DMIPs of the processing systems in the respective first generation Versal AI Edge Series and Versal Prime Series. Versal AI Edge Series Gen 2 and Prime Series Gen 2: Highest available speed grade, 0.88V PS operating voltage, split-mode operation, maximum supported operating frequency. First generation Versal AI Edge Series and Prime Series operating conditions: Highest available speed grade, 0.88V PS operating voltage, maximum supported operating frequency. Results may vary based on configuration and operating conditions. (VER-104)
- Based on AMD internal analysis of the expected supported memory data rates of the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 vs. published supported memory rates of the previous generation products, respectively. Memory data rates for the Versal Gen 2 products are subject to change when final products are released in market. (VER-032)
- Based on AMD internal pre-silicon functional safety targets and performance estimates for total DMIPs of the application processing unit (APU) in the Versal AI Edge Series Gen 2 and Versal Prime Series Gen 2 processing system when configured with 8 Arm Cortex-A78AE applications cores @2.2 GHz. Operating conditions: Highest available speed grade, 0.88V PS operating voltage, and maximum supported operating frequency, with all APU cores operating in lock-step mode. Actual performance will vary when final products are released in market. (VER-028)
- Based on Arm published product specifications for the Versal AI Edge Series Gen 2 and the Versal Prime Series Gen 2 devices, respectively configured with a 4-core Arm Mali-G78AE GPU, maximum operating frequency 1050 MHz, 64 FP32 per ops/clock/core, and 4 texels per ops/clock/core. Actual Versal AI Edge Series Gen 2 and Prime Series Gen 2 product performance will vary when final products are released in market. (VER-030)