Movatterモバイル変換


[0]ホーム

URL:


Home >Auto, Security & Enabling Technologies > From Monolithic SoCs To Chiplets: A New Hardware Security Paradigm

tag:security

From Monolithic SoCs To Chiplets: A New Hardware Security Paradigm

ByBerardino Carnevale - 05 Feb, 2026 - Comments: 0

Chiplet architectures are quickly becoming the dominant approach for building scalable, heterogeneous SoCs. By disaggregating a monolithic die into multiple interoperable chiplets, silicon designers gain flexibility in process node choices, reuse of proven functions, and faster time-to-market. At the same time, disaggregation breaks one of the most fundamental assumptions in traditional SoC sec...» read more

Securing UALink: Introducing A UALinkSec Security Module

ByDana Neustadter - 05 Feb, 2026 - Comments: 0

By Dana Neustadter and Vincent van der LeestOver the next decade, artificial intelligence will dominate computing, driving profound changes in both hardware and software architectures. This transformation will reshape data center design and interconnect technologies, creating new opportunities for innovation. As AI workloads scale, the need for high-speed, low-latency communication between ...» read more

Building Trust At The Silicon Level: Secure Storage Solution For OTP IP

ByKrishna Balachandran - 29 Jan, 2026 - Comments: 0

As semiconductor designs advance into cutting-edge nodes, the complexity of integrated IP blocks from diverse sources is expanding the attack surface. Traditional software-only security measures are increasingly inadequate, as attackers exploit vulnerabilities beneath the software layer.To counter these risks, designers of AI accelerators, automotive domain controllers, aerospace systems, a...» read more

Navigating FIPS 140-3

ByBerardino Carnevale - 08 Jan, 2026 - Comments: 0

FIPS 140‑3 is a U.S. federal standard. Validations are issued under the Cryptographic Module Validation Program (CMVP), jointly managed by the National Institute of Standards (NIST) and the Canadian Center for Cyber Security (CCCS). These validations are accepted by both U.S. and Canadian federal agencies. The standard imposes strict requirements on security boundaries, operational environmen...» read more

Airbus A320 Recall: Rethinking Fault Testing In Aerospace

ByMarc Witteman - 08 Jan, 2026 - Comments: 0

Fault injection is usually discussed in the context of security, where adversaries deliberately induce faults to bypass protections or extract sensitive information. In safety engineering, by contrast, faults are often treated as rare, random events driven by natural or environmental factors. The recent Airbus A320 recall is a good example of how a primarily safety incident can still benefit fr...» read more

Securing Terabit Ethernet Networks With 1.6T MACsec Security Modules

ByDana Neustadter - 08 Jan, 2026 - Comments: 0

By Dana Neustadter and Vincent van der LeestIn the realm of high-performance computing (HPC) and data centers, Ethernet is one of the interfaces of choice due to its scalability, reliability, and broad industry support. Ethernet's ability to efficiently handle large volumes of data makes it ideal for HPC environments that require high-speed data transmission and seamless integration with ex...» read more

Security Threats Converge On IoT, Industrial ICs, Physical AI

ByLiz Allan - 08 Jan, 2026 - Comments: 0

Devices in a broad range of edge AI applications are increasingly at risk of hacking or tampering, with the stakes varying greatly depending on how much the device can impact and interact with human life. Design methods and protection techniques must now be included up front in the design cycle for optimal protection of consumers and companies as the quantum threat looms.In today’s factor...» read more

AI Workloads at the Edge: Ensuring Performance, Privacy, and Security

ByAnn Mutschler - 17 Dec, 2025 - Comments: 0

Experts At The Table: Semiconductor Engineering gathered a group of experts to discuss why some AI workloads are better suited for on-device processing to achieve consistent performance, avoid network connectivity issues, reduce cloud computing costs, and ensure privacy. The panel included Frank Ferro, group director in the Silicon Solutions Group at Cadence; Eduardo Montanez, vice president a...» read more

Zero-Trust Data Sharing Architectures Redefining Chip Manufacturing

ByAnne Meixner - 09 Dec, 2025 - Comments: 0

Real-time security clearances are becoming increasingly common in the manufacturing of advanced-node semiconductors, where data sharing is both essential and a potential security threat.Data security is a well-known issue in semiconductor manufacturing, but much of it is based on an outdated approach. In its place, zero-trust architectures [1] are now a requirement for new equipment and ins...» read more

Securing The Design Journey

ByMatt Walsh - 04 Dec, 2025 - Comments: 0

In automotive, security, and pervasive computing, the stakes of failure have never been higher. Functional safety, security compliance, long product lifecycles, and system resilience are no longer differentiators — they are baseline requirements. Yet many semiconductor and system companies are still relying on an outdated engagement model built around static datasheets, fragmented tools, and ...» read more

← Older posts

  Trending Articles

AI’s Impact On Engineering Jobs May Be Different Than Expected

Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition.

Can A Computer Science Student Be Taught To Design Hardware?

To fill the talent gap, CS majors could be taught to design hardware, and the EE curriculum could be adapted or even shortened.

Chiplet Fundamentals For Engineers: eBook

A 65-page in-depth research report on the next phase of device scaling.

Securing Hardware For The Quantum Era

Quantum computers may become a security threat as early as next year, and that threat will continue to grow over the next several years.

Balancing Training, Quantization, And Hardware Integration In NPUs

Evolving challenges and strategies in AI/ML model deployment and hardware optimization have a big impact on NPU architectures.

Knowledge Centers
Entities, people and technologies explored


Related Articles

AI’s Impact On Engineering Jobs May Be Different Than Expected

Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition.

Startup Funding: Q4 2025

More and bigger funding rounds for AI chips and AI for making chips; 75 companies raise $3 billion.

Can A Computer Science Student Be Taught To Design Hardware?

To fill the talent gap, CS majors could be taught to design hardware, and the EE curriculum could be adapted or even shortened.

Annual Global IC Fabs And Facilities Report

Companies and governments invested heavily in onshoring fabs and facilities over the past 12 months as tariffs threatened to upset the global supply chain.

HBM Leads The Way To Defect-Free Bumps

Bump scaling is pushing defect inspection to the limit. What comes next and why it matters.

Chip Industry Week in Review

Memory chip shortages prompt price increases; Israeli chip foundry; 2 acquisitions; Baidu's AI chips; IBM's new quantum processor; GF's GaN push; 3D NAND scaling boosters; U.S. policy recommendations; +$500M in fundings; SiPho and SiGe capacity; EV joint venture.

FPGAs Find New Workloads In The High-Speed AI Era

Growing use cases include life science AI, reducing memory and I/O bottlenecks, data prepping, wireless networking, and as insurance for evolving protocols.

Chiplet Fundamentals For Engineers: eBook

A 65-page in-depth research report on the next phase of device scaling.
  • Sponsors

  • Newsletter Signup

  • Popular Tags

  • Recent Comments

  • Marketplace T
  • Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy
    This site uses cookies. By continuing to use our website, you consent to ourCookies Policy
    ACCEPT
    Manage consent

    [8]ページ先頭

    ©2009-2026 Movatter.jp