Movatterモバイル変換


[0]ホーム

URL:


Home >Systems & Design > Changes In Mixed-Signal IC Verification
Systems & Design

Changes In Mixed-Signal IC Verification

Why digital and analog engineers must now find common ground.

November 19th, 2025 - By:Ed Sperling
popularity

Analog and digital engineers traditionally have worked in very different worlds. Many analog engineers for years have opted to verify analog designs by scrutinizing waveforms, while digital engineers have treated analog blocks like black boxes. But as these two areas converge in advanced SoCs and multi-die assemblies, the demarcation line between these engineering disciplines is being erased. Shekar Chetput, software engineering group director at Cadence, talks about what’s needed on both the digital and the analog sides in order to speed up mixed signal simulations and improve the reliability of these very complex and expensive devices.


Tags:
Alternative Text

Ed Sperling

  (all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.

Leave a ReplyCancel reply


(Note: This name will be displayed publicly)


(This will not be displayed publicly)

Technical Papers


Knowledge Centers
Entities, people and technologies explored


Related Articles

AI’s Impact On Engineering Jobs May Be Different Than Expected

Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition.

Startup Funding: Q4 2025

More and bigger funding rounds for AI chips and AI for making chips; 75 companies raise $3 billion.

Can A Computer Science Student Be Taught To Design Hardware?

To fill the talent gap, CS majors could be taught to design hardware, and the EE curriculum could be adapted or even shortened.

Annual Global IC Fabs And Facilities Report

Companies and governments invested heavily in onshoring fabs and facilities over the past 12 months as tariffs threatened to upset the global supply chain.

HBM Leads The Way To Defect-Free Bumps

Bump scaling is pushing defect inspection to the limit. What comes next and why it matters.

Chip Industry Week in Review

Memory chip shortages prompt price increases; Israeli chip foundry; 2 acquisitions; Baidu's AI chips; IBM's new quantum processor; GF's GaN push; 3D NAND scaling boosters; U.S. policy recommendations; +$500M in fundings; SiPho and SiGe capacity; EV joint venture.

FPGAs Find New Workloads In The High-Speed AI Era

Growing use cases include life science AI, reducing memory and I/O bottlenecks, data prepping, wireless networking, and as insurance for evolving protocols.

Chiplet Fundamentals For Engineers: eBook

A 65-page in-depth research report on the next phase of device scaling.
  • Sponsors

  • Newsletter Signup

  • Popular Tags

  • Recent Comments

  • Marketplace T
  • Automotive Week In ReviewThe SE Staff
    Redefining Backside Metallizatio...Dambi Jo
    Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy
    This site uses cookies. By continuing to use our website, you consent to ourCookies Policy
    ACCEPT
    Manage consent

    [8]ページ先頭

    ©2009-2026 Movatter.jp