Movatterモバイル変換


[0]ホーム

URL:


Ausavarungnirun et al., 2021 - Google Patents

Energy-Efficient Deflection-based On-chip Networks: Topology, Routing, Flow Control

Ausavarungnirun et al., 2021

ViewPDF
Document ID
2456573501760186130
Author
Ausavarungnirun R
Mutlu O
Publication year
Publication venue
arXiv preprint arXiv:2112.02516

External Links

Snippet

As the number of cores scales to tens and hundreds, the energy consumption of routers across various types of on-chip networks in chip muiltiprocessors (CMPs) increases significantly. A major source of this energy consumption comes from the input buffers inside …
Continue reading atarxiv.org (PDF) (other versions)

Classifications

The classifications are assigned by a computer and are not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the classifications listed.
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356Indirect interconnection networks
    • G06F15/17368Indirect interconnection networks non hierarchical topologies
    • G06F15/17381Two dimensional, e.g. mesh, torus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored programme computers
    • G06F15/78Architectures of general purpose stored programme computers comprising a single central processing unit
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806Multiuser, multiprocessor or multiprocessing cache systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46Multiprogramming arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/25Routing or path finding through a switch fabric
    • H04L49/253Connections establishment or release between ports
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

PublicationPublication DateTitle
Ausavarungnirun et al.Design and evaluation of hierarchical rings with deflection routing
Sewell et al.Swizzle-switch networks for many-core systems
Kim et al.Flattened butterfly topology for on-chip networks
Ma et al.Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip
US7761687B2 (en)Ultrascalable petaflop parallel supercomputer
Abad et al.Rotary router: an efficient architecture for CMP interconnection networks
Yoon et al.Virtual channels vs. multiple physical networks: A comparative analysis
Daneshtalab et al.Memory-efficient on-chip network with adaptive interfaces
Fallin et al.A high-performance hierarchical ring on-chip interconnect with low-cost routers
Parasar et al.Drain: Deadlock removal for arbitrary irregular networks
Zoni et al.Cutbuf: Buffer management and router design for traffic mixing in vnet-based nocs
Ausavarungnirun et al.A case for hierarchical rings with deflection routing: An energy-efficient on-chip communication substrate
Tota et al.Implementation analysis of NoC: a MPSoC trace-driven approach
Daneshtalab et al.CARS: Congestion-aware request scheduler for network interfaces in NoC-based manycore systems
Banerjee et al.Flow-aware allocation for on-chip networks
Daneshtalab et al.A systematic reordering mechanism for on-chip networks using efficient congestion-aware method
Lee et al.TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era
Chen et al.Contention minimization in emerging SMART NoC via direct and indirect routes
Ausavarungnirun et al.Energy-Efficient Deflection-based On-chip Networks: Topology, Routing, Flow Control
Bhattacharya et al.Analytical modeling of the SMART NoC
Sarbazi-AzadPerformance analysis of wormhole routing in multicomputer interconnection networks
Martínez et al.Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity
Ausavarungnirun et al.Improving energy efficiency of hierarchical rings via deflection routing
Li et al.Latency criticality aware on-chip communication
Wang et al.APCR: an adaptive physical channel regulator for on-chip interconnects

[8]
ページ先頭

©2009-2025 Movatter.jp