Yoshikawa et al., 2011
| Publication | Publication Date | Title |
|---|---|---|
| US6845445B2 (en) | Methods and apparatus for power control in a scalable array of processor elements | |
| EP3343388A1 (en) | Processors, methods, and systems with a configurable spatial accelerator | |
| US9766895B2 (en) | Opportunity multithreading in a multithreaded processor with instruction chaining capability | |
| US6965991B1 (en) | Methods and apparatus for power control in a scalable array of processor elements | |
| US7836317B2 (en) | Methods and apparatus for power control in a scalable array of processor elements | |
| He et al. | MOVE-Pro: A low power and high code density TTA architecture | |
| US7313671B2 (en) | Processing apparatus, processing method and compiler | |
| KR20140113444A (en) | Processors, methods, and systems to relax synchronization of accesses to shared memory | |
| US7941641B1 (en) | Retargetable instruction decoder for a computer processor | |
| US10191747B2 (en) | Locking operand values for groups of instructions executed atomically | |
| US20010052063A1 (en) | Implicitly derived register specifiers in a processor | |
| US10409599B2 (en) | Decoding information about a group of instructions including a size of the group of instructions | |
| Yoshikawa et al. | FlexGrip™: A small and high-performance programmable hardware for highly sequential application | |
| Wang et al. | An application-specific microprocessor for energy metering based on RISC-V | |
| EP3314404B1 (en) | Processing header to interpret information regarding a group of instructions | |
| Huang et al. | Efficient multimedia coprocessor with enhanced SIMD engines for exploiting ILP and DLP | |
| JP5122277B2 (en) | Data processing method, processing device, multiple instruction word set generation method, compiler program | |
| Tanaka et al. | Extended VLIW Processor Based on RISC-V Compressed Instruction Set | |
| Soliman et al. | Design and FPGA implementation of a simplified matrix processor | |
| Iyer et al. | Extended split-issue: Enabling flexibility in the hardware implementation of nual VLIW DSPs | |
| Jin et al. | NOP compression scheme for high speed DSPs based on VLIW architecture | |
| She et al. | An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA | |
| US20250199813A1 (en) | Apparatus and method for profile-optimized loops | |
| Reddy et al. | REEL: Reducing effective execution latency of floating point operations | |
| Soliman | A VLIW architecture for executing multi-scalar/vector instructions on unified datapath |