Zoni et al., 2018
ViewPDF| Publication | Publication Date | Title |
|---|---|---|
| US10564699B2 (en) | Dynamically controlling cache size to maximize energy efficiency | |
| Sundararajan et al. | Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs | |
| Zoni et al. | Darkcache: Energy-performance optimization of tiled multi-cores by adaptively power-gating llc banks | |
| JP4039843B2 (en) | Method and processing circuit for controlling execution of multiple tasks | |
| JP5460565B2 (en) | A mechanism that avoids inefficient core hopping and provides hardware (auxiliary) low power state selection | |
| Mishra et al. | A case for dynamic frequency tuning in on-chip networks | |
| Mirhosseini et al. | Enhancing server efficiency in the face of killer microseconds | |
| US6889330B2 (en) | Dynamic hardware configuration for energy management systems using task attributes | |
| CN104781753A (en) | Power gating a portion of a cache memory | |
| Mittal et al. | Master: A multicore cache energy-saving technique using dynamic cache reconfiguration | |
| Cheng et al. | Core vs. uncore: The heart of darkness | |
| Mittal et al. | FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration | |
| Mittal et al. | CASHIER: A cache energy saving technique for QoS systems | |
| Mittal et al. | EnCache: Improving cache energy efficiency using a software-controlled profiling cache | |
| Li et al. | Cross-component energy management: Joint adaptation of processor and memory | |
| Kaur et al. | Duplication‐controlled static energy‐efficient scheduling on multiprocessor computing system | |
| Chakraborty et al. | Exploring the role of large centralised caches in thermal efficient chip design | |
| Saravanan et al. | A performance perspective on energy efficient HPC links | |
| Wang et al. | A spatial and temporal locality-aware adaptive cache design with network optimization for tiled many-core architectures | |
| Chen et al. | Exploring synchronous page fault handling | |
| Lodde et al. | Dynamic last-level cache allocation to reduce area and power overhead in directory coherence protocols | |
| Foglia et al. | A workload independent energy reduction strategy for D-NUCA caches | |
| Ruaro et al. | Self-adaptive QoS management of computation and communication resources in many-core SOCs | |
| France-Pillois et al. | A segmented adaptive router for near energy-proportional networks-on-chip | |
| Shi et al. | LDAC: Locality-aware data access control for large-scale multicore cache hierarchies |