Movatterモバイル変換

[0]ホーム
URL:

Kil et al., 2006 - Google Patents

A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting

Kil et al., 2006

ViewPDF
Document ID
1631672102693100259
Author
Kil J
Gu J
Kim C
Publication year
Publication venue
Proceedings of the 2006 international symposium on Low power electronics and design

External Links

Snippet

This paper describes an interconnect technique for sub-threshold circuits to improve global wire delay and reduce the delay variation due to PVT fluctuations. By internally boosting the gate voltage of the driver transistors, operating region is shifted from sub-threshold region to …
Continue reading atwww.ece.umn.edu (PDF) (other versions)

Classifications

The classifications are assigned by a computer and are not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the classifications listed.
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

PublicationPublication DateTitle
Kil et al.A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting
Wei et al.Design and optimization of low voltage high performance dual threshold CMOS circuits
Sharma et al.A reliable ground bounce noise reduction technique for nanoscale CMOS circuits
Zhou et al.A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library
Sharma et al.Techniques for low leakage nanoscale VLSI circuits: A comparative study
Anita Angeline et al.High speed wide fan‐in designs using clock controlled dual keeper domino logic circuits
Angeline et al.Speed enhancement techniques for clock-delayed dual keeper domino logic style
Saini et al.A novel technique for glitch and leakage power reduction in CMOS VLSI circuits
Ebrahimi et al.Level shifter design for voltage stacking
Magraiya et al.ONOFIC‐based leakage reduction technique for FinFET domino circuits
Amirabadi et al.Clock delayed domino logic with efficient variable threshold voltage keeper
Moghaddam et al.A Low-Voltage Single-Supply Level Converter for Sub-VTH/Super-VTH Operation: 0. 3V to 1. 2V
Kaul et al.A novel buffer circuit for energy efficient signaling in dual-VDD systems
Pandey et al.Technology scaling impact on VLSI interconnect and low swing signaling technique
Maroof et al.A fast and energy-efficient two-stage level shifter using the controlled Wilson current mirror
Tang et al.Estimation of transient voltage fluctuations in the CMOS-based power distribution networks
Magraiya et al.Evaluation of dual-ONOFIC method for subthreshold leakage reduction in domino circuit
Kumar et al.A Review on Leakage Power Reduction Techniques at 45nm Technology
Krishna et al.Rail-to-rail split-output SET tolerant digital gates
Nayak et al.Power optimization of delay constrained circuits
Mazumdar et al.Noise tolerance enhancement in low voltage dynamic circuits
Mahendranath et al.Analysis of two new voltage level converters with various load conditions
US20090174457A1 (en)Implementing low power level shifter for high performance integrated circuits
Umar et al.A NOVEL LOW POWER AND LESS TRANSISTOR COUNT LEVEL TRANSLATOR USING 16nm CMOS TECHNOLOGY
Sharma et al.A Low Leakage Input Dependent ONOFIC Approach for CMOS Logic Circuits
[8]ページ先頭
©2009-2025 Movatter.jp