| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP6523941AJPH07509104A (en) | 1993-04-27 | 1994-04-15 | Method for encapsulating semiconductor chips, device obtained by this method, and application to three-dimensional chip interconnection | 
| EP94913654AEP0647357A1 (en) | 1993-04-27 | 1994-04-15 | Semiconductor chip encapsulation method, device produced by this method and its application to three dimensional chip interconnection | 
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| FR9304962AFR2704690B1 (en) | 1993-04-27 | 1993-04-27 | Method for encapsulating semiconductor wafers, device obtained by this process and application to the interconnection of wafers in three dimensions. | 
| FR93/04962 | 1993-04-27 | 
| Publication Number | Publication Date | 
|---|---|
| WO1994025987A1true WO1994025987A1 (en) | 1994-11-10 | 
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| PCT/FR1994/000427WO1994025987A1 (en) | 1993-04-27 | 1994-04-15 | Semiconductor chip encapsulation method, device produced by this method and its application to three dimensional chip interconnection | 
| Country | Link | 
|---|---|
| EP (1) | EP0647357A1 (en) | 
| JP (1) | JPH07509104A (en) | 
| FR (1) | FR2704690B1 (en) | 
| WO (1) | WO1994025987A1 (en) | 
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| WO2003032387A1 (en) | 2001-10-09 | 2003-04-17 | Koninklijke Philips Electronics N.V. | Electrical or electronic component and method of producing same | 
| US6791171B2 (en)* | 2000-06-20 | 2004-09-14 | Nanonexus, Inc. | Systems for testing and packaging integrated circuits | 
| US7247035B2 (en) | 2000-06-20 | 2007-07-24 | Nanonexus, Inc. | Enhanced stress metal spring contactor | 
| US7276783B2 (en) | 2001-07-31 | 2007-10-02 | Infineon Technologies Ag | Electronic component with a plastic package and method for production | 
| US7382142B2 (en) | 2000-05-23 | 2008-06-03 | Nanonexus, Inc. | High density interconnect system having rapid fabrication cycle | 
| US7403029B2 (en) | 1999-05-27 | 2008-07-22 | Nanonexus Corporation | Massively parallel interface for electronic circuit | 
| US7579848B2 (en) | 2000-05-23 | 2009-08-25 | Nanonexus, Inc. | High density interconnect system for IC packages and interconnect assemblies | 
| US7622805B2 (en) | 2003-09-09 | 2009-11-24 | Sanyo Electric Co., Ltd. | Semiconductor module including circuit component and dielectric film, manufacturing method thereof, and application thereof | 
| JP2010534951A (en)* | 2007-07-27 | 2010-11-11 | テッセラ,インコーポレイテッド | Reconfigured wafer stack packaging with pad extension after application | 
| JP2010536171A (en)* | 2007-08-03 | 2010-11-25 | テセラ・テクノロジーズ・ハンガリー・ケイエフティー | Stacked package using recycled wafer | 
| US8349654B2 (en) | 2006-12-28 | 2013-01-08 | Tessera, Inc. | Method of fabricating stacked packages with bridging traces | 
| US8426957B2 (en) | 2006-10-10 | 2013-04-23 | Tessera, Inc. | Edge connect wafer level stacking | 
| US8431435B2 (en) | 2006-10-10 | 2013-04-30 | Tessera, Inc. | Edge connect wafer level stacking | 
| US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads | 
| US8476774B2 (en) | 2006-10-10 | 2013-07-02 | Tessera, Inc. | Off-chip VIAS in stacked chips | 
| US8513794B2 (en) | 2007-08-09 | 2013-08-20 | Tessera, Inc. | Stacked assembly including plurality of stacked microelectronic elements | 
| US8629543B2 (en) | 2007-06-11 | 2014-01-14 | Invensas Corporation | Electrically interconnected stacked die assemblies | 
| US8680687B2 (en) | 2009-06-26 | 2014-03-25 | Invensas Corporation | Electrical interconnect for die stacked in zig-zag configuration | 
| US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking | 
| US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating | 
| US8729690B2 (en) | 2004-04-13 | 2014-05-20 | Invensas Corporation | Assembly having stacked die mounted on substrate | 
| US8884403B2 (en) | 2008-06-19 | 2014-11-11 | Iinvensas Corporation | Semiconductor die array structure | 
| US8912661B2 (en) | 2009-11-04 | 2014-12-16 | Invensas Corporation | Stacked die assembly having reduced stress electrical interconnects | 
| US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process | 
| US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies | 
| US9305862B2 (en) | 2008-03-12 | 2016-04-05 | Invensas Corporation | Support mounted electrically interconnected die assembly | 
| US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects | 
| US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects | 
| US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation | 
| US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board | 
| US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack | 
| US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects | 
| US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects | 
| US10615057B1 (en) | 2018-12-11 | 2020-04-07 | Northrop Grumman Systems Corporation | Encapsulation process for semiconductor devices | 
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JP2000124354A (en)* | 1998-10-21 | 2000-04-28 | Matsushita Electric Ind Co Ltd | Chip size package and manufacturing method thereof | 
| JP3235586B2 (en)* | 1999-02-25 | 2001-12-04 | 日本電気株式会社 | Semiconductor device and method of manufacturing semiconductor device | 
| JP3065309B1 (en) | 1999-03-11 | 2000-07-17 | 沖電気工業株式会社 | Method for manufacturing semiconductor device | 
| AU6001599A (en)* | 1999-10-01 | 2001-05-10 | Hitachi Limited | Semiconductor device and method of manufacture thereof | 
| DE10023539B4 (en)* | 2000-05-13 | 2009-04-09 | Micronas Gmbh | Method for producing a component | 
| US20020100600A1 (en)* | 2001-01-26 | 2002-08-01 | Albert Douglas M. | Stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same | 
| US7915085B2 (en) | 2003-09-18 | 2011-03-29 | Cree, Inc. | Molded chip fabrication method | 
| AU2003279044A1 (en)* | 2003-09-30 | 2005-05-11 | International Business Machines Corporation | Flexible assembly of stacked chips | 
| US20050104027A1 (en)* | 2003-10-17 | 2005-05-19 | Lazarev Pavel I. | Three-dimensional integrated circuit with integrated heat sinks | 
| US7217583B2 (en) | 2004-09-21 | 2007-05-15 | Cree, Inc. | Methods of coating semiconductor light emitting elements by evaporating solvent from a suspension | 
| WO2007075742A2 (en) | 2005-12-21 | 2007-07-05 | Cree Led Lighting Solutions, Inc. | Lighting device | 
| US8969908B2 (en) | 2006-04-04 | 2015-03-03 | Cree, Inc. | Uniform emission LED package | 
| US7943952B2 (en) | 2006-07-31 | 2011-05-17 | Cree, Inc. | Method of uniform phosphor chip coating and LED package fabricated using method | 
| US7759166B2 (en) | 2006-10-17 | 2010-07-20 | Tessera, Inc. | Microelectronic packages fabricated at the wafer level and methods therefor | 
| US10295147B2 (en) | 2006-11-09 | 2019-05-21 | Cree, Inc. | LED array and method for fabricating same | 
| US9024349B2 (en) | 2007-01-22 | 2015-05-05 | Cree, Inc. | Wafer level phosphor coating method and devices fabricated utilizing method | 
| US9159888B2 (en)* | 2007-01-22 | 2015-10-13 | Cree, Inc. | Wafer level phosphor coating method and devices fabricated utilizing method | 
| US8232564B2 (en) | 2007-01-22 | 2012-07-31 | Cree, Inc. | Wafer level phosphor coating technique for warm light emitting diodes | 
| US10505083B2 (en) | 2007-07-11 | 2019-12-10 | Cree, Inc. | Coating method utilizing phosphor containment structure and devices fabricated using same | 
| US8167674B2 (en) | 2007-12-14 | 2012-05-01 | Cree, Inc. | Phosphor distribution in LED lamps using centrifugal force | 
| US9041285B2 (en) | 2007-12-14 | 2015-05-26 | Cree, Inc. | Phosphor distribution in LED lamps using centrifugal force | 
| US8878219B2 (en) | 2008-01-11 | 2014-11-04 | Cree, Inc. | Flip-chip phosphor coating method and devices fabricated utilizing method | 
| US8637883B2 (en) | 2008-03-19 | 2014-01-28 | Cree, Inc. | Low index spacer layer in LED devices | 
| WO2010026527A2 (en) | 2008-09-08 | 2010-03-11 | Koninklijke Philips Electronics N.V. | Radiation detector with a stack of converter plates and interconnect layers | 
| FR2940521B1 (en) | 2008-12-19 | 2011-11-11 | 3D Plus | COLLECTIVE MANUFACTURING METHOD OF ELECTRONIC MODULES FOR SURFACE MOUNTING | 
| US10546846B2 (en) | 2010-07-23 | 2020-01-28 | Cree, Inc. | Light transmission control for masking appearance of solid state light sources | 
| US9166126B2 (en) | 2011-01-31 | 2015-10-20 | Cree, Inc. | Conformally coated light emitting devices and methods for providing the same | 
| US11654609B2 (en)* | 2016-12-01 | 2023-05-23 | Ecole Polytechnique Federale De Lausanne (Epfl) | Engineering reversible elasticity in ductile or brittle thin films and products resulting from said engineering | 
| JP6827676B2 (en)* | 2017-01-10 | 2021-02-10 | 株式会社ディスコ | Semiconductor device chip and manufacturing method of semiconductor device chip | 
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| EP0257119A1 (en)* | 1986-08-22 | 1988-03-02 | Ibm Deutschland Gmbh | Integrated wiring system for VLSI | 
| DE3719742A1 (en)* | 1987-06-12 | 1988-12-29 | Siemens Ag | Arrangement and method for separation of the semiconductor chips contained in a wafer whilst maintaining their order | 
| WO1990011629A1 (en)* | 1989-03-17 | 1990-10-04 | Cray Research, Inc. | Memory metal electrical connector | 
| FR2645681A1 (en)* | 1989-04-07 | 1990-10-12 | Thomson Csf | Vertical interconnection device for integrated-circuit chips and its method of manufacture | 
| WO1991000619A1 (en)* | 1989-06-30 | 1991-01-10 | Raychem Corporation | Flying leads for integrated circuits | 
| WO1992017901A1 (en)* | 1991-03-27 | 1992-10-15 | Integrated System Assemblies Corporation | Multichip integrated circuit module and method of fabrication | 
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| EP0257119A1 (en)* | 1986-08-22 | 1988-03-02 | Ibm Deutschland Gmbh | Integrated wiring system for VLSI | 
| DE3719742A1 (en)* | 1987-06-12 | 1988-12-29 | Siemens Ag | Arrangement and method for separation of the semiconductor chips contained in a wafer whilst maintaining their order | 
| WO1990011629A1 (en)* | 1989-03-17 | 1990-10-04 | Cray Research, Inc. | Memory metal electrical connector | 
| FR2645681A1 (en)* | 1989-04-07 | 1990-10-12 | Thomson Csf | Vertical interconnection device for integrated-circuit chips and its method of manufacture | 
| WO1991000619A1 (en)* | 1989-06-30 | 1991-01-10 | Raychem Corporation | Flying leads for integrated circuits | 
| WO1992017901A1 (en)* | 1991-03-27 | 1992-10-15 | Integrated System Assemblies Corporation | Multichip integrated circuit module and method of fabrication | 
| Title | 
|---|
| 11th IEEE/CHMT Intl.Electronics Manufacturing Technology Symposium, San Francico, USA, September 16-18, 1991, p. 80-84, C. MEISSER: "Modern Bonding Processes for Large-Scale* | 
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US7403029B2 (en) | 1999-05-27 | 2008-07-22 | Nanonexus Corporation | Massively parallel interface for electronic circuit | 
| US7382142B2 (en) | 2000-05-23 | 2008-06-03 | Nanonexus, Inc. | High density interconnect system having rapid fabrication cycle | 
| US7579848B2 (en) | 2000-05-23 | 2009-08-25 | Nanonexus, Inc. | High density interconnect system for IC packages and interconnect assemblies | 
| US6791171B2 (en)* | 2000-06-20 | 2004-09-14 | Nanonexus, Inc. | Systems for testing and packaging integrated circuits | 
| US7247035B2 (en) | 2000-06-20 | 2007-07-24 | Nanonexus, Inc. | Enhanced stress metal spring contactor | 
| US7621761B2 (en) | 2000-06-20 | 2009-11-24 | Nanonexus, Inc. | Systems for testing and packaging integrated circuits | 
| US7276783B2 (en) | 2001-07-31 | 2007-10-02 | Infineon Technologies Ag | Electronic component with a plastic package and method for production | 
| WO2003032387A1 (en) | 2001-10-09 | 2003-04-17 | Koninklijke Philips Electronics N.V. | Electrical or electronic component and method of producing same | 
| US8304289B2 (en) | 2003-09-09 | 2012-11-06 | Sanyo Electric Co., Ltd. | Semiconductor module including circuit component and dielectric film, manufacturing method thereof, and application thereof | 
| US7622805B2 (en) | 2003-09-09 | 2009-11-24 | Sanyo Electric Co., Ltd. | Semiconductor module including circuit component and dielectric film, manufacturing method thereof, and application thereof | 
| US8729690B2 (en) | 2004-04-13 | 2014-05-20 | Invensas Corporation | Assembly having stacked die mounted on substrate | 
| US9378967B2 (en) | 2006-10-10 | 2016-06-28 | Tessera, Inc. | Method of making a stacked microelectronic package | 
| US8426957B2 (en) | 2006-10-10 | 2013-04-23 | Tessera, Inc. | Edge connect wafer level stacking | 
| US8431435B2 (en) | 2006-10-10 | 2013-04-30 | Tessera, Inc. | Edge connect wafer level stacking | 
| US8461673B2 (en) | 2006-10-10 | 2013-06-11 | Tessera, Inc. | Edge connect wafer level stacking | 
| US9048234B2 (en) | 2006-10-10 | 2015-06-02 | Tessera, Inc. | Off-chip vias in stacked chips | 
| US8999810B2 (en) | 2006-10-10 | 2015-04-07 | Tessera, Inc. | Method of making a stacked microelectronic package | 
| US8476774B2 (en) | 2006-10-10 | 2013-07-02 | Tessera, Inc. | Off-chip VIAS in stacked chips | 
| US8513789B2 (en) | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges | 
| US9899353B2 (en) | 2006-10-10 | 2018-02-20 | Tessera, Inc. | Off-chip vias in stacked chips | 
| US8349654B2 (en) | 2006-12-28 | 2013-01-08 | Tessera, Inc. | Method of fabricating stacked packages with bridging traces | 
| US8723332B2 (en) | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies | 
| US8629543B2 (en) | 2007-06-11 | 2014-01-14 | Invensas Corporation | Electrically interconnected stacked die assemblies | 
| JP2010534951A (en)* | 2007-07-27 | 2010-11-11 | テッセラ,インコーポレイテッド | Reconfigured wafer stack packaging with pad extension after application | 
| US8461672B2 (en) | 2007-07-27 | 2013-06-11 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions | 
| US8883562B2 (en) | 2007-07-27 | 2014-11-11 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions | 
| JP2010536171A (en)* | 2007-08-03 | 2010-11-25 | テセラ・テクノロジーズ・ハンガリー・ケイエフティー | Stacked package using recycled wafer | 
| US8551815B2 (en) | 2007-08-03 | 2013-10-08 | Tessera, Inc. | Stack packages using reconstituted wafers | 
| US8513794B2 (en) | 2007-08-09 | 2013-08-20 | Tessera, Inc. | Stacked assembly including plurality of stacked microelectronic elements | 
| US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating | 
| US9824999B2 (en) | 2007-09-10 | 2017-11-21 | Invensas Corporation | Semiconductor die mount by conformal die coating | 
| US9252116B2 (en) | 2007-09-10 | 2016-02-02 | Invensas Corporation | Semiconductor die mount by conformal die coating | 
| US9305862B2 (en) | 2008-03-12 | 2016-04-05 | Invensas Corporation | Support mounted electrically interconnected die assembly | 
| US9508689B2 (en) | 2008-05-20 | 2016-11-29 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies | 
| US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies | 
| US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking | 
| US8884403B2 (en) | 2008-06-19 | 2014-11-11 | Iinvensas Corporation | Semiconductor die array structure | 
| US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads | 
| US8680687B2 (en) | 2009-06-26 | 2014-03-25 | Invensas Corporation | Electrical interconnect for die stacked in zig-zag configuration | 
| US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process | 
| US9490230B2 (en) | 2009-10-27 | 2016-11-08 | Invensas Corporation | Selective die electrical insulation by additive process | 
| US8912661B2 (en) | 2009-11-04 | 2014-12-16 | Invensas Corporation | Stacked die assembly having reduced stress electrical interconnects | 
| US9666513B2 (en) | 2015-07-17 | 2017-05-30 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects | 
| US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack | 
| US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects | 
| US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects | 
| US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects | 
| US9859257B2 (en) | 2015-12-16 | 2018-01-02 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects | 
| US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects | 
| US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation | 
| US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board | 
| US10615057B1 (en) | 2018-12-11 | 2020-04-07 | Northrop Grumman Systems Corporation | Encapsulation process for semiconductor devices | 
| Publication number | Publication date | 
|---|---|
| EP0647357A1 (en) | 1995-04-12 | 
| FR2704690A1 (en) | 1994-11-04 | 
| JPH07509104A (en) | 1995-10-05 | 
| FR2704690B1 (en) | 1995-06-23 | 
| Publication | Publication Date | Title | 
|---|---|---|
| EP0647357A1 (en) | Semiconductor chip encapsulation method, device produced by this method and its application to three dimensional chip interconnection | |
| EP0638933B1 (en) | Interconnection process of stacked semi-conductors chips and devices | |
| US6548376B2 (en) | Methods of thinning microelectronic workpieces | |
| EP0321340B1 (en) | Electronic-component support, especially for a memory card, and product so obtained | |
| KR100651115B1 (en) | Semiconductor device and fabrication method thereof | |
| EP0584349B1 (en) | Process and device for three-dimensional interconnection of housings for electronic components | |
| US7727875B2 (en) | Grooving bumped wafer pre-underfill system | |
| EP0565391B1 (en) | Method and device for encapsulation of three-dimensional semi-conductor chips | |
| EP0490739B1 (en) | Interconnection method and device for three-dimensional integrated circuits | |
| EP1715518B1 (en) | Device for protecting an electronic circuit | |
| FR2917234A1 (en) | MULTI-COMPONENT DEVICE INTEGRATED IN A SEMICONDUCTOR MATRIX | |
| WO2021099713A1 (en) | Method for manufacturing a functional chip suitable for being assembled to wire elements | |
| EP0593330A1 (en) | 3D-interconnection method for electronic component housings and resulting 3D component | |
| FR2857157A1 (en) | METHOD FOR INTERCONNECTING ACTIVE AND PASSIVE COMPONENTS AND HETEROGENEOUS COMPONENT WITH LOW THICKNESS THEREFROM | |
| CN101226889B (en) | Reconfiguration line structure and manufacturing method thereof | |
| US7476606B2 (en) | Eutectic bonding of ultrathin semiconductors | |
| CN111739805B (en) | Semiconductor packaging method and semiconductor packaging structure | |
| FR3000604A1 (en) | ELECTRIC CIRCUIT AND METHOD FOR PRODUCING THE SAME | |
| US5473192A (en) | Unitary silicon die module | |
| WO2002047151A2 (en) | Method for making a semiconductor chip using an integrated rigidity layer | |
| CN111599694B (en) | Semiconductor packaging method | |
| FR3147043A1 (en) | Method of manufacturing a plurality of electronic components | |
| EP1359617A1 (en) | Process of fabrication of electronic modules | |
| FR2793605A1 (en) | METHOD FOR PACKAGING A SEMICONDUCTOR CHIP | |
| FR2873853A1 (en) | Electronic device for e.g. digital camera, has integrated circuit boards piled along stacking direction perpendicular to boards, and spacer, additional integrated circuit board, placed between boards to arrange connecting wires on one board | 
| Date | Code | Title | Description | 
|---|---|---|---|
| AK | Designated states | Kind code of ref document:A1 Designated state(s):JP US | |
| AL | Designated countries for regional patents | Kind code of ref document:A1 Designated state(s):AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE | |
| WWE | Wipo information: entry into national phase | Ref document number:1994913654 Country of ref document:EP | |
| ENP | Entry into the national phase | Ref country code:US Ref document number:1994 351407 Date of ref document:19941227 Kind code of ref document:A Format of ref document f/p:F | |
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWP | Wipo information: published in national office | Ref document number:1994913654 Country of ref document:EP | |
| WWW | Wipo information: withdrawn in national office | Ref document number:1994913654 Country of ref document:EP |