USRE35978E - Control circuit of dynamic random access memory - Google Patents
Control circuit of dynamic random access memoryDownload PDFInfo
- Publication number
- USRE35978E USRE35978EUS08/660,977US66097796AUSRE35978EUS RE35978 EUSRE35978 EUS RE35978EUS 66097796 AUS66097796 AUS 66097796AUS RE35978 EUSRE35978 EUS RE35978E
- Authority
- US
- United States
- Prior art keywords
- dynamic random
- random access
- memory
- access memory
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758substrateSubstances0.000claimsabstract10
- 239000000872bufferSubstances0.000description8
- 238000010586diagramMethods0.000description7
- 230000006870functionEffects0.000description7
- 230000004044responseEffects0.000description7
- 238000001514detection methodMethods0.000description6
- 230000005540biological transmissionEffects0.000description2
- 238000000034methodMethods0.000description2
- 238000004519manufacturing processMethods0.000description1
- 230000000644propagated effectEffects0.000description1
- 230000000630rising effectEffects0.000description1
Images
Classifications
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Definitions
- the present inventionrelates to a control circuit of a memory system including a dynamic random access memory (hereinafter referred to as a DRAM) as a memory element, and more particularly to a circuit configuation of an integrated circuit suited for a case in which the control circuit of the DRAM is constituted of a plurality of integrated circuits.
- a DRAMdynamic random access memory
- a memory address signalincludes a row address signal and a column address signal. That is, an address is specified by the row address and the column address.
- a row address strobe (RAS) signal and a column address strobe (CAS) signalare generated by a control circuit with a predetermined time relation to the address signal.
- the row address strobe signalindicates a read-out timing of the row address signal and the column address strobe signal indicates a read-out timing of the column address signal.
- the control circuitalso generates a write enable (WE) signal for indicating whether a memory access request signal supplied externally to the control circuit indicates the writing or reading operation.
- WEwrite enable
- Japanese Unexamined Patent Publication JP-A-62-252591 filed Apr. 24, 1986 by Seiko Electronic Industry Co., Ltd.discloses that RAS, CAS and WE signals of the control signals are generated by a timing controller and a memory address is generated by an LSI circuit different from an LSI circuit including the timing controller in response to an instruction of the timing controller.
- the DRAMis connected to a data bus through a bus gate for transmission and reception of data.
- a circuit for the detection and correction of errorsis additionally provided between the DRAM and the bus gate.
- the timing controller and the address controller of the DRAM control circuitare constituted of different LSI chips, respectively.
- differences in a signal propagation timeoccur between the RAS signal and the CAS signal of the control signals in the timing controller circuit and the row address signal and the column address signal in the address control circuit due to scattered characteristics in the manufacture of the LSI chips.
- there is a problem that a rising of the RAS signal and the CAS signalis retarded due to delay of the control signal in a signal path between the LSI chip for the timing control and the LSI chip for the address control.
- reception of a memory request signal and generation of control signals such as a row address strobe signal and a column address strobe signal and a memory address signalare performed by a first LSI circuit collectively, and transmission and reception of input and output data between the DRAM and a data bus are performed by a second LSI circuit.
- an output route for the control signal and the memory address signal requiring a severe time relation between each otheris implemented by a combination of gates of the same type.
- the first LSI circuitpossesses a function of generating a plurality of sets of control signals and can control DRAM's constituting the respective memory banks so as to cope with expansion of the memory banks easily.
- control circuit of the DRAMsince generation of the control signal such as the RAS and CAS signal and the memory address signal and reception of the memory request signal are made by the first LSI circuit collectively, a timing margin between the control signal and the address signal can be minimized and the delay of the signals between the LSI circuits can be removed so that the access time or the cycle time can be reduced.
- the number of pins of the LSI circuitscan be distributed to the first and second LSI circuits properly by utilizing the second LSI circuit as an LSI circuit for data. Thus, even when a width of data is increased, it can be prevented that the total number of pins of the LSI circuit is extremely increased.
- the output route of the control signalscan be implemented by a combination of gates of the same type so that the skew between the control signals can be suppressed to a minimum and the access time or the cycle time can be made shorter.
- the first LSI circuithas a function of generating a plurality of sets of control signals and the second LSI circuit is increased so that it makes possible to cope with expansion of the memory banks easily while maintaining the balance of the number of pins of the LSI circuits.
- FIG. 1is a block diagram showing an embodiment of the present invention
- FIG. 2is a circuit diagram showing an output route circuit for a memory address signal
- FIG. 3is a circuit diagram showing an output route circuit for a RAS signal
- FIG. 4is a block diagram showing a memory system configured by expanding the data LSI circuits and including two memory banks;
- FIG. 5is a block diagram showing a memory system configured by expanding the control LSI circuits and the data LSI circuits and including four memory banks.
- FIG. 1is a block diagram showing an embodiment of the present invention.
- a control LSI circuit 1comprises a priority control circuit 4 for receiving memory request signals, a memory timing control circuit 5 for generating various timing signals, an address register 6 for holding an address signal from a request source, and a selector circuit 7 for switching a row address and a column address supplied to a dynamic random access (DRAM) memory 3.
- a data LSI circuit 2comprises a write data register 8 for holding write data, an ECC generation circuit 9 for generating an error check code (ECC) for the write data, an ECC correction and detection circuit 11 for detecting and correcting an error in a read-out data, and a read data register 10 for temporarily holding the read-out data.
- ECCerror check code
- the control LSI circuit 1receives memory request signals 12 (REQ-0, . . . , REQ-n) from external processing units, input/output units and the like (not shown) through the priority control circuit 4.
- REQ-0, . . . , REQ-nmemory request signals 12
- REQ-nmemory request signals 12
- the priority control circuit 4selects a request signal having the highest priority and returns a reception signal to the request source which has issued the request signal while a start signal 20 is supplied to the memory timing control circuit 5 simultaneously.
- the memory timing control circuit 5produces, in response to the start signal 20 from the priority control circuit 4, an RAS (row addresss strobe) signal 17, a CAS (column address strobe) signal 18 and a WE (write enable) signal 19 which are control signals for the DRAM 3, an address latch signal 21 and a row address selection signal 22 supplied to the address register 6 and the selector circuit 7, respectively, in the control LSI circuit 1 and a write data latch signal 23 and a read data latch signal 24 supplied to the write data register 8 and the read data register 10, respectively, in the data LSI circuit 2.
- RASrow addresss strobe
- CAScolumn address strobe
- WEwrite enable
- a request address signal 13 supplied from the request sourceis held in the address register 6 in response to the address latch signal 21 from the memory timing control circuit 5.
- the request address signal held in the address register 6is supplied to the selector circuit 7 so that a row address signal and a column address signal are selected from the request address signal in the selector circuit 7 and are supplied to the memory 3 as a memory address signal 16. Switching of the row address signal and the column address signal is made in response to the row address selection signal 22 from the memory timing control circuit 5.
- the foregoing operationis a common procedure to the reading and the writing operation of data.
- the data LSI circuit 2receives a write data signal 14 from the request source in the write data register 8 in response to the write data latch signal 23 from the control LSI circuit 1 in the case where the data is written into the memory.
- the error check code (ECC) generation circuit 9generates an ECC for the write data and the circuit 9 supplies the write data with the ECC added as a memory data signal 15 to the DRAM 3. Further, in the case where data is read out of the memory, a memory data signal 15 read out of the DRAM 3 is subjected to the error detection and correction in the ECC correction and detection circuit 11. The read data is held in the read data register 10 in response to the read data latch signal 24 from the control LSI circuit 1 and is returned as the read data signal 14 to the request source.
- the ECC generation circuit 9 and the ECC correction and detection circuit 11can utilize a known circuit configuration.
- FIG. 2is a circuit diagram of an output route in the LSI circuit 1.
- FIG. 2shows a circuit of an output route for the memory address signal 16 and
- FIG. 3shows a circuit of an output route for the RAS signal.
- flip-flops 31 and 32generate the row address signal and the column address signal, respectively.
- An AND/OR gate 33selects one of the row and column address signals in response to a row address selection signal 22 and is produced through a buffer 34 as the memory address signal 16.
- a flip-flop 35generates the RAS signal, which is produced through an AND/OR gate 36 and a buffer 37 as the RAS signal 17.
- the delay time of the propagation of signals in the gatecan be neglected and when the delay times of the AND/OR gate 33 and the buffer 34 are t a and t b , respectively, the delay time of the row address signal until it is produced as the memory address signal 16 after being selected by the row address selection signal is equal to a sum of the delay times t a and t b , that is, t 1 +t b .
- the delay time of the RAS signal until being produced from the buffer 37 after it is set in the flip-flop 35is equal to a sum of the delay times t c and t d , that is, t c +t d .
- a severe time relationis required between the row address signal and the RAS signal.
- the gate circuits shown in FIGS. 2 and 3are constituted of gates 33 and 36 of a same type, a timing between both of the signals can be set without considering a difference between the delay times, since there is no difference in the delay times of the gates.
- the delay time of signals required for generation of the control signals for controlling the DRAMsuch as the start signal 20, the address latch signal 21, the row address selection signal 24 and the like can be only the propagation delay time in the LSI circuit by incorporating the priority control circuit 4, the memory timing control circuit 5, the address register 6 and the selector circuit 7 into the same LSI circuit. Accordingly, the delay time of the signals propagated between the LSI circuits can be removed so that reduction of the access time and reception of the request signal in a short cycle pitch can be attained.
- the output routes for the control signalssuch as the row address signal and the RAS signal and the column address signal and the CAS signal which require a severe time relation can be constituted of gates of the same type, so that the timing between the control signals can be set without considering the delay time of the signals in the gates to thereby reduce the access time.
- FIGS. 4 and 5expansion of the memory system according to the present invention is described.
- the memory systemcan be configured as shown in FIG. 4, for example.
- a control LSI circuit 41generates control signals 44 required for the memory control and control signals 45 required for control of the data LSI circuits 42a and 42b.
- the single data LSI circuitcontrols data for a single memory bank.
- the data LSI circuit 42acontrols the memory bank 43a and the data LSI circuit 42b controls the memory bank 43b.
- FIG. 5shows a further expansion of the memory system shown in FIG. 4.
- a control LSI circuit 51acontrols data LSI circuits 52a and 52b and memory banks 53a and 53b
- a control LSI circuit 51bcontrols data LSI circuits 52c and 52d and memory banks 53c and 53d , so that a memory system including four memory banks is configured.
- the request signals from the request sourceare received by the control LSI circuit 51a collectively and a start signal 54 which is a trigger signal for generation of the control signals is transmitted to the control LSI circuit 51b.
- each of the control LSI circuits 51a and 51bpossesses the function of controlling two memory banks and each of the data LSI circuits 52a, 52b, 52c and 52d possesses the function of processing data for one memory bank.
- each of the control LSI circuit 51a and 51brequires 31 pins for interfacing with an address bus and 13 pins in total of 10 pins for a memory address and 3 pins one for each of the RAS, CAS and WE signals for one memory bank when the control LSI circuit interfaces with a DRAM having the memory capacity of one megabits, and the control LSI circuit can be incorporated into an LSI circuit having about 100 pins even if other pins such as a request pin and the like are included.
- each of the data LSI circuits 52a to 52drequires 32 pins for interfacing with a data bus and 39 pins for interfacing with the DRAM (32 bits for data plus 7 bits for ECC) and can be incorporated into an LSI circuit having about 100 pins in total in the same manner as the control LSI circuit.
- the control circuit of the DRAMby constituting the control circuit of the DRAM by the LSI circuits divided into the control and data LSI circuits, the number of pins of the LSI circuits can be distributed to both of the LSI circuits with balance, so that a memory system having good expandability can be attained.
- control LSI circuitpossesses the function of controlling two memory banks and the data LSI circuit possesses the function of processing data for one memory bank.
- present inventionis not limited thereto and the number of memory banks capable of being handled by each of the LSI circuits may be changed within the range of the number of gates or pins of the LSI circuit.
- a high performance memory system having a reduced cycle timesince the skew due to a difference of the delay time between the control signals for the DRAM can be made small, a high performance memory system having a reduced cycle time may be provided.
- the number of pins for the LSI circuitscan be distributed properly by the division of the LSI circuit to the control and data LSI circuits and a low-cost DRAM control LSI circuit can be provided which is capable of utilizing a mass-produced gate array.
- a combination of a plurality of control and data LSI circuitscan increase the memory banks easily and a memory system having a high expandability can be provided.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
Abstract
Description
The present invention relates to a control circuit of a memory system including a dynamic random access memory (hereinafter referred to as a DRAM) as a memory element, and more particularly to a circuit configuation of an integrated circuit suited for a case in which the control circuit of the DRAM is constituted of a plurality of integrated circuits.
Generally, in order to make access to a desired address of the DRAM, a memory address signal includes a row address signal and a column address signal. That is, an address is specified by the row address and the column address. A row address strobe (RAS) signal and a column address strobe (CAS) signal are generated by a control circuit with a predetermined time relation to the address signal. The row address strobe signal indicates a read-out timing of the row address signal and the column address strobe signal indicates a read-out timing of the column address signal. The control circuit also generates a write enable (WE) signal for indicating whether a memory access request signal supplied externally to the control circuit indicates the writing or reading operation.
Japanese Unexamined Patent Publication JP-A-62-252591 filed Apr. 24, 1986 by Seiko Electronic Industry Co., Ltd. discloses that RAS, CAS and WE signals of the control signals are generated by a timing controller and a memory address is generated by an LSI circuit different from an LSI circuit including the timing controller in response to an instruction of the timing controller.
Further, the DRAM is connected to a data bus through a bus gate for transmission and reception of data. When detection and correction of error in data are made, a circuit for the detection and correction of errors is additionally provided between the DRAM and the bus gate.
In the technique disclosed in the above publication, the timing controller and the address controller of the DRAM control circuit are constituted of different LSI chips, respectively. Thus, differences in a signal propagation time occur between the RAS signal and the CAS signal of the control signals in the timing controller circuit and the row address signal and the column address signal in the address control circuit due to scattered characteristics in the manufacture of the LSI chips. Accordingly, in order to absorb the variations of signal propagation time between the different LSI chips, it is necessary to add sufficient margins to the respective time relations between the RAS signal and the row address signal and between the CAS signal and the column address signal. This causes increased access time and cycle time of the memory by the added margin. At the same time, there is a problem that a rising of the RAS signal and the CAS signal is retarded due to delay of the control signal in a signal path between the LSI chip for the timing control and the LSI chip for the address control.
When a memory bank is increased, the number of components is greatly increased so that a reduction in reliability occurs.
In order to solve the above problems, one may consider incorporating all functions of the control circuit of the DRAM into a single LSI chip. However, this is not practical in view of the remarkably increased number of pins of the LSI chip and a cost thereof.
It is an object of the present invention to provide a control circuit of a DRAM in which a timing controller and an address controller are fabricated on a common LSI circuit so that an access time and a cycle time are reduced and the number of pins of an LSI circuit is properly distributed by a division of LSI circuits.
Further, it is another object of the present invention to provide a control circuit of a DRAM which is fabricated by LSI circuits to cope easily with expansion of a memory bank.
In order to achieve the above objects, according to the control circuit of the DRAM of the present invention, reception of a memory request signal and generation of control signals such as a row address strobe signal and a column address strobe signal and a memory address signal are performed by a first LSI circuit collectively, and transmission and reception of input and output data between the DRAM and a data bus are performed by a second LSI circuit.
Further, in order to minimize the skew, an output route for the control signal and the memory address signal requiring a severe time relation between each other is implemented by a combination of gates of the same type.
The first LSI circuit possesses a function of generating a plurality of sets of control signals and can control DRAM's constituting the respective memory banks so as to cope with expansion of the memory banks easily.
In the control circuit of the DRAM according to the present invention, since generation of the control signal such as the RAS and CAS signal and the memory address signal and reception of the memory request signal are made by the first LSI circuit collectively, a timing margin between the control signal and the address signal can be minimized and the delay of the signals between the LSI circuits can be removed so that the access time or the cycle time can be reduced.
The number of pins of the LSI circuits can be distributed to the first and second LSI circuits properly by utilizing the second LSI circuit as an LSI circuit for data. Thus, even when a width of data is increased, it can be prevented that the total number of pins of the LSI circuit is extremely increased.
Further, in the first LSI circuit, the output route of the control signals can be implemented by a combination of gates of the same type so that the skew between the control signals can be suppressed to a minimum and the access time or the cycle time can be made shorter.
The first LSI circuit has a function of generating a plurality of sets of control signals and the second LSI circuit is increased so that it makes possible to cope with expansion of the memory banks easily while maintaining the balance of the number of pins of the LSI circuits.
FIG. 1 is a block diagram showing an embodiment of the present invention;
FIG. 2 is a circuit diagram showing an output route circuit for a memory address signal;
FIG. 3 is a circuit diagram showing an output route circuit for a RAS signal;
FIG. 4 is a block diagram showing a memory system configured by expanding the data LSI circuits and including two memory banks; and
FIG. 5 is a block diagram showing a memory system configured by expanding the control LSI circuits and the data LSI circuits and including four memory banks.
Embodiments of the present invention are now described with reference to the accompanying drawings.
FIG. 1 is a block diagram showing an embodiment of the present invention.
In FIG. 1, a control LSI circuit 1 comprises apriority control circuit 4 for receiving memory request signals, a memorytiming control circuit 5 for generating various timing signals, anaddress register 6 for holding an address signal from a request source, and a selector circuit 7 for switching a row address and a column address supplied to a dynamic random access (DRAM)memory 3. Further, adata LSI circuit 2 comprises awrite data register 8 for holding write data, anECC generation circuit 9 for generating an error check code (ECC) for the write data, an ECC correction and detection circuit 11 for detecting and correcting an error in a read-out data, and aread data register 10 for temporarily holding the read-out data.
Operation of the LSI circuits is now described. The control LSI circuit 1 receives memory request signals 12 (REQ-0, . . . , REQ-n) from external processing units, input/output units and the like (not shown) through thepriority control circuit 4. When a plurality of request signals REQ-0-REQ-n are supplied to thepriority control circuit 4 simultaneously, thepriority control circuit 4 selects a request signal having the highest priority and returns a reception signal to the request source which has issued the request signal while astart signal 20 is supplied to the memorytiming control circuit 5 simultaneously.
The memorytiming control circuit 5 produces, in response to thestart signal 20 from thepriority control circuit 4, an RAS (row addresss strobe)signal 17, a CAS (column address strobe)signal 18 and a WE (write enable)signal 19 which are control signals for theDRAM 3, anaddress latch signal 21 and a rowaddress selection signal 22 supplied to theaddress register 6 and the selector circuit 7, respectively, in the control LSI circuit 1 and a writedata latch signal 23 and a readdata latch signal 24 supplied to thewrite data register 8 and theread data register 10, respectively, in thedata LSI circuit 2.
Arequest address signal 13 supplied from the request source is held in theaddress register 6 in response to theaddress latch signal 21 from the memorytiming control circuit 5. The request address signal held in theaddress register 6 is supplied to the selector circuit 7 so that a row address signal and a column address signal are selected from the request address signal in the selector circuit 7 and are supplied to thememory 3 as amemory address signal 16. Switching of the row address signal and the column address signal is made in response to the rowaddress selection signal 22 from the memorytiming control circuit 5. The foregoing operation is a common procedure to the reading and the writing operation of data.
On the other hand, thedata LSI circuit 2 receives awrite data signal 14 from the request source in thewrite data register 8 in response to the writedata latch signal 23 from the control LSI circuit 1 in the case where the data is written into the memory. The error check code (ECC)generation circuit 9 generates an ECC for the write data and thecircuit 9 supplies the write data with the ECC added as amemory data signal 15 to theDRAM 3. Further, in the case where data is read out of the memory, amemory data signal 15 read out of theDRAM 3 is subjected to the error detection and correction in the ECC correction and detection circuit 11. The read data is held in theread data register 10 in response to the readdata latch signal 24 from the control LSI circuit 1 and is returned as theread data signal 14 to the request source. TheECC generation circuit 9 and the ECC correction and detection circuit 11 can utilize a known circuit configuration.
FIG. 2 is a circuit diagram of an output route in the LSI circuit 1. FIG. 2 shows a circuit of an output route for thememory address signal 16 and FIG. 3 shows a circuit of an output route for the RAS signal.
In FIG. 2, flip-flops OR gate 33 selects one of the row and column address signals in response to a rowaddress selection signal 22 and is produced through abuffer 34 as thememory address signal 16. Further, in FIG. 3, a flip-flop 35 generates the RAS signal, which is produced through an AND/OR gate 36 and abuffer 37 as theRAS signal 17.
In the output circuit shown in FIGS. 2 and 3, it is assumed that the delay time of the propagation of signals in the gate can be neglected and when the delay times of the AND/OR gate 33 and thebuffer 34 are ta and tb, respectively, the delay time of the row address signal until it is produced as thememory address signal 16 after being selected by the row address selection signal is equal to a sum of the delay times ta and tb, that is, t1 +tb. Further, when the delay times of the AND/OR gate 36 and thebuffer 37 are tc and td, respectively, the delay time of the RAS signal until being produced from thebuffer 37 after it is set in the flip-flop 35 is equal to a sum of the delay times tc and td, that is, tc +td. If the AND/OR gates buffers buffer 34 after being selected by the row address selection signal is equal to the delay time of the RAS signal until it is produced from thebuffer 37 after being set in the flip-flop 35. Since a lower AND gate of the AND/OR gate 36 in FIG. 3 is a dummy gate and is always supplied at its one input with "0" level signal, the lower AND gate is not essential. However, the lower AND gate is provided purposely in order for the delay time of the AND/OR gate 36 to be equal to that of the AND/OR gate 33.
A severe time relation is required between the row address signal and the RAS signal. To meet this time relation requirement, when the gate circuits shown in FIGS. 2 and 3 are constituted ofgates
As described above, the delay time of signals required for generation of the control signals for controlling the DRAM such as thestart signal 20, theaddress latch signal 21, the rowaddress selection signal 24 and the like can be only the propagation delay time in the LSI circuit by incorporating thepriority control circuit 4, the memorytiming control circuit 5, theaddress register 6 and the selector circuit 7 into the same LSI circuit. Accordingly, the delay time of the signals propagated between the LSI circuits can be removed so that reduction of the access time and reception of the request signal in a short cycle pitch can be attained.
Further, the output routes for the control signals such as the row address signal and the RAS signal and the column address signal and the CAS signal which require a severe time relation can be constituted of gates of the same type, so that the timing between the control signals can be set without considering the delay time of the signals in the gates to thereby reduce the access time.
Referring now to FIGS. 4 and 5, expansion of the memory system according to the present invention is described.
In order to increase a memory capacity and the throughput of the memory system, when the number of memory banks is increased, the memory system can be configured as shown in FIG. 4, for example.
In FIG. 4, acontrol LSI circuit 41 generates control signals 44 required for the memory control andcontrol signals 45 required for control of thedata LSI circuits 42a and 42b.
With the control signals 44 and 45, since an increase of signal lines due to an increase of the number of banks is relatively small, it is easy to generate control signals of two kinds by the single control LSI circuit. On the other hand, the number of signal lines for data is many and the number of pins of the LSI circuit must be greatly increased in order to control data of two kinds by the single data LSI circuit. Accordingly, since it is difficult to constitute the data LSI circuit by a mass-produced gate array, the single data LSI circuit controls data for a single memory bank. In FIG. 4, the data LSI circuit 42a controls the memory bank 43a and thedata LSI circuit 42b controls thememory bank 43b.
FIG. 5 shows a further expansion of the memory system shown in FIG. 4.
In FIG. 5, a control LSI circuit 51a controlsdata LSI circuits memory banks data LSI circuits memory banks start signal 54 which is a trigger signal for generation of the control signals is transmitted to the control LSI circuit 51b.
In the embodiment illustrated in FIG. 5, each of the control LSI circuits 51a and 51b possesses the function of controlling two memory banks and each of thedata LSI circuits data LSI circuits 52a to 52d requires 32 pins for interfacing with a data bus and 39 pins for interfacing with the DRAM (32 bits for data plus 7 bits for ECC) and can be incorporated into an LSI circuit having about 100 pins in total in the same manner as the control LSI circuit.
In this manner, by constituting the control circuit of the DRAM by the LSI circuits divided into the control and data LSI circuits, the number of pins of the LSI circuits can be distributed to both of the LSI circuits with balance, so that a memory system having good expandability can be attained.
In the embodiment, the foregoing description has been made to the case where the control LSI circuit possesses the function of controlling two memory banks and the data LSI circuit possesses the function of processing data for one memory bank. However, the present invention is not limited thereto and the number of memory banks capable of being handled by each of the LSI circuits may be changed within the range of the number of gates or pins of the LSI circuit.
According to the present invention, since the skew due to a difference of the delay time between the control signals for the DRAM can be made small, a high performance memory system having a reduced cycle time may be provided.
Further, the number of pins for the LSI circuits can be distributed properly by the division of the LSI circuit to the control and data LSI circuits and a low-cost DRAM control LSI circuit can be provided which is capable of utilizing a mass-produced gate array.
A combination of a plurality of control and data LSI circuits can increase the memory banks easily and a memory system having a high expandability can be provided.
Claims (24)
1. A control circuit of a memory system including a dynamic random access memory, said control circuit comprising:
a first integrated circuit formed on a common substrate and including:
a control signal generator responsive to an external memory access request signal and generating a control signal for controlling an operation timing of the dynamic random access memory; and
an address signal generator generating an address signal specifying an address of the dynamic random access memory to be accessed and supplying the address signal to the dynamic random access memory; and
a second integrated circuit including a data read/write device reading data from the dynamic random access memory and writing data in the dynamic random access memory.
2. A control circuit according to claim 1, said first integrated circuit further comprising:
a first output circuit supplying the control signal generated by said control signal generator to the dynamic random access memory; and
a second output circuit supplying the address signal generated by the address signal generator to the dynamic random access memory;
wherein the first output circuit and the second output circuit are each formed of a common type gate circuit and are disposed on the common substrate of the first integrated circuit.
3. A control circuit according to claim 1, wherein the dynamic random access memory comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to each of said plurality of memory banks.
4. A control circuit according to claim 3, wherein said second integrated circuit is provided for each of said memory banks.
5. A control circuit of a memory system including a dynamic random memory, said control circuit comprising:
a first integrated circuit formed on a common substrate and including:
a control signal generator responsive to an external memory access request signal and generating a control signal for controlling an operation timing of the dynamic random access memory; and
an address signal generator generating an address signal specifying an address of the dynamic random access memory to be accessed and supplying the address signal to the dynamic random access memory; and
a second integrated circuit including:
a data read/write device reading data from the dynamic random access memory and writing data in the dynamic random access memory: and
an adder adding an error check code to data to be written in the dynamic random access memory to detect and correct errors on the basis of the error check code in data read from the dynamic random access memory.
6. A control circuit according to claim 5, wherein the address signal generated by the address signal generator includes a row address signal and a column address signals and wherein the control signal generated by the control signal generator includes a row address strobe signal indicating a reading timing of the row address signal, a column address strobe signal indicating a reading timing of the column address signal, and a write enable signal indicating whether the memory access request signal is a writing request or a reading request.
7. A control circuit according to claim 6, said first integrated circuit further comprising:
a first output circuit supplying the control signal generated by said control signal generator to the dynamic random access memory; and
a second output circuit supplying the address signal generated by the address signal generator to the dynamic random access memory;
wherein the first output circuit and the second output circuit are each formed of a common type gate circuit and are disposed on the common substrate of the first integrated circuit.
8. A control circuit according to claim 7, wherein the dynamic random access memory comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to each of said plurality of memory banks.
9. A control circuit according to claim 8, wherein said second integrated circuit is provided for each of said memory banks.
10. A control circuit according to claim 5, said first integrated circuit further comprising:
a first output circuit supplying the control signal generated by said control signal generator to the dynamic random access memory; and
a second output circuit supplying the address signal generated by the address signal generator to the dynamic random access memory;
wherein the first output circuit and the second output circuit are each formed of a common type gate circuit and are disposed on the common substrate of the first integrated circuit.
11. A control circuit according to claim 5, wherein the dynamic random access memory comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to each of said plurality of memory banks.
12. A control circuit according to claim 11, wherein said second integrated circuit is provided for each of said memory banks.
13. A control circuit of a memory system including a dynamic random access memory, said control circuit comprising:
a first integrated circuit formed on a common substrate and including:
a control signal generator responsive to an external memory access request signal and generating a control signal for controlling an operation timing of the dynamic random access memory; and
an address signal generator generating an address signal specifying an address of the dynamic random access memory to be accessed and supplying the address signal to the dynamic random access memory: and
a second integrated circuit including a data read/write device reading data from the dynamic random access memory and writing data in the dynamic random access memory;
wherein the address signal generated by the address signal generator includes a row address signal and a column address signal, and wherein the control signal generated by the control signal generator includes a row address strobe signal indicating a reading timing of the row address signal, a column address strobe signal indicating a reading timing of the column address signal, and a write enable signal indicating whether the memory access request signal is a writing request or a reading request.
14. A control circuit according to claim 13, said first integrated circuit further comprising:
a first output circuit supplying the control signal generated by said control signal generator to the dynamic random access memory; and
a second output circuit supplying the address signal generated by the address signal generator to the dynamic random access memory;
wherein the first output circuit and the second output circuit are each formed of a common type gate circuit and are disposed on the common substrate of the first integrated circuit.
15. A control circuit according to claim 13, wherein the dynamic random access memory comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to each of said plurality of memory banks.
16. A control circuit according to claim 15, wherein said second integrated circuit is provided for each of said memory banks.
17. A control circuit of a memory system including a dynamic random access memory, comprising:
a first integrated circuit responsive to an external memory access request signal and performing control of an operation timing and designation of an address of the dynamic random access memory; and
a second integrated circuit independent of said first integrated circuit and including a read/write circuit reading data from the dynamic random access memory and writing data in the dynamic random access memory;
said second integrated circuit further comprising an adder adding an error check code to data to be written in the dynamic random access memory to detect and correct errors on the basis of the error check code in data read from the dynamic random access memory.
18. A control circuit according to claim 17, said first integrated circuit formed on a common substrate and including:
a control signal generator responsive to the external memory access request signal and generating a control signal for controlling an operation timing of the dynamic random access memory; and
an address signal generator responsive to an address signal specifying an address of the dynamic random access memory to be accessed and supplying the address signal to the dynamic random access memory.
19. A control circuit according to claim 18, wherein the address signal generated by the address signal generator includes a row address signal and a column address signal, and wherein the control signal generated by the control signal generator includes a row address strobe signal indicating a reading timing of the row address signal, a column address strobe signal indicating a reading timing of the column address signal, and a write enable signal indicating whether the memory access request signal is a writing request or a reading request.
20. A control circuit according to claim 18, said first integrated circuit further comprising:
a first output circuit supplying the control signal generated by said control signal generator to the dynamic random access memory; and
a second output circuit supplying the address signal generated by the address signal generator to the dynamic random access memory;
wherein the first output circuit and the second output circuit are each formed of a common type gate circuit and are disposed on the common substrate of the first integrated circuit.
21. A control circuit according to claim 18, wherein the dynamic random access memory comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to each of said plurality of memory banks.
22. A control circuit according to claim 21, wherein said second integrated circuit is provided for each of said memory banks. .Iadd.
23. A control circuit for accessing a memory system including a dynamic random access memory, said control circuit comprising:
a first integrated circuit including:
a control signal generator generating a control signal for controlling an operation timing of the memory system; and
an address signal generator generating an address signal specifying an address of the memory system to be accessed and supplying the address signal to the memory system; and
a second integrated circuit including a data read/write device reading data from the memory system and writing data in the memory system..Iaddend..Iadd.24. A control circuit according to claim 23, wherein said control signal generator generating the control signal is responsive to an external memory access request signal..Iaddend..Iadd.25. A control circuit according to claim 23, wherein said control signal generator and said address signal generator are formed in a single LSI circuit..Iaddend..Iadd.26. A control circuit according to claim 23, wherein the memory system comprises a plurality of memory banks and said first integrated circuit supplies the control signal generated by said control signal generator to at least one of said plurality of memory banks..Iaddend..Iadd.27. A control circuit according to claim 26, further comprising a plurality of second integrated circuits wherein one of said second integrated circuit is provided for each of said memory banks..Iaddend..Iadd.28. A control circuit according to claim 26, wherein the address signal generated by the address signal generator includes a row address signal and a column address signal, and wherein the control signal generated by the control signal generator includes a row address strobe signal indicating a reading timing of the row address signal, a column address strobe signal indicating a reading timing of the column address signal, and a write enable signal indicating whether the memory access request signal is a writing request or a reading request..Iaddend..Iadd.29. A control circuit according to claim 23, said second integrated circuit further comprising:
an adder adding an error check code to data to be written in the memory system to detect and correct errors on the basis of the error check code
in data read from the memory system..Iaddend..Iadd.30. A control circuit according to claim 23, wherein said address signal generator includes a register..Iaddend..Iadd.31. A control circuit according to claim 23, wherein said data read/write device includes a register..Iaddend..Iadd.32. A control circuit for accessing a memory system including a dynamic random access memory, said control circuit comprising:
a first LSI circuit including:
a control circuit that provides a control signal that controls an operation timing of the memory system; and
an address register that supplies a memory address signal, that specifies an address of the memory system to be accessed, to the memory system; and
a second LSI circuit including a data read/write register for reading data from the memory system and writing data in the memory system..Iaddend..Iadd.33. A control circuit of a memory system including a dynamic random access memory, comprising:
a first integrated circuit performing control of an operation timing and designation of an address of the dynamic random access memory; and
a second integrated circuit independent of said first integrated circuit and including a read/write circuit reading data from the dynamic random access memory and writing data in the dynamic random access memory;
said second integrated circuit further comprising an adder adding an error check code to data to be written in the dynamic random access memory to detect and correct errors on the basis of the error check code in data read from the dynamic random access memory..Iaddend.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/660,977USRE35978E (en) | 1990-06-18 | 1996-06-12 | Control circuit of dynamic random access memory |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2-157501 | 1990-06-18 | ||
| JP02157501AJP3112020B2 (en) | 1990-06-18 | 1990-06-18 | Dynamic RAM control circuit |
| US07/716,821US5321666A (en) | 1990-06-18 | 1991-06-17 | Control circuit of dynamic random access memory |
| US08/660,977USRE35978E (en) | 1990-06-18 | 1996-06-12 | Control circuit of dynamic random access memory |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US07/716,821ReissueUS5321666A (en) | 1990-06-18 | 1991-06-17 | Control circuit of dynamic random access memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| USRE35978Etrue USRE35978E (en) | 1998-12-01 |
Family
ID=15651066
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US07/716,821CeasedUS5321666A (en) | 1990-06-18 | 1991-06-17 | Control circuit of dynamic random access memory |
| US08/660,977Expired - LifetimeUSRE35978E (en) | 1990-06-18 | 1996-06-12 | Control circuit of dynamic random access memory |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US07/716,821CeasedUS5321666A (en) | 1990-06-18 | 1991-06-17 | Control circuit of dynamic random access memory |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US5321666A (en) |
| JP (1) | JP3112020B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3206358B2 (en)* | 1995-03-30 | 2001-09-10 | 松下電器産業株式会社 | Data temporary storage |
| US5692165A (en)* | 1995-09-12 | 1997-11-25 | Micron Electronics Inc. | Memory controller with low skew control signal |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4661929A (en)* | 1983-12-23 | 1987-04-28 | Hitachi, Ltd. | Semiconductor memory having multiple level storage structure |
| JPS62252591A (en)* | 1986-04-24 | 1987-11-04 | Seiko Instr & Electronics Ltd | High speed memory device |
| US4984210A (en)* | 1988-08-31 | 1991-01-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device improved for externally designating operation mode |
| US5036493A (en)* | 1990-03-15 | 1991-07-30 | Digital Equipment Corporation | System and method for reducing power usage by multiple memory modules |
| US5036494A (en)* | 1989-03-20 | 1991-07-30 | Inmos Limited | Memory accessing |
| US5058074A (en)* | 1989-06-21 | 1991-10-15 | Kawasaki Steel Corporation | Integrated circuit including programmable circuit |
| US5159572A (en)* | 1990-12-24 | 1992-10-27 | Motorola, Inc. | DRAM architecture having distributed address decoding and timing control |
| US5175707A (en)* | 1989-10-27 | 1992-12-29 | Nec Corporation | Semiconductor memory device having a driving circuit provided in association with a high speed sense amplifier circuit |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5975491A (en)* | 1982-10-22 | 1984-04-28 | Hitachi Ltd | Integrated circuit device incorporated with memory control circuit |
| JPH0612622B2 (en)* | 1986-03-14 | 1994-02-16 | 日本電気株式会社 | Dynamic memory refresh method |
| US4797850A (en)* | 1986-05-12 | 1989-01-10 | Advanced Micro Devices, Inc. | Dynamic random access memory controller with multiple independent control channels |
| JPS63144491A (en)* | 1986-12-05 | 1988-06-16 | Alps Electric Co Ltd | Control system for dynamic ram |
| JP2512999B2 (en)* | 1988-08-24 | 1996-07-03 | 横河電機株式会社 | DRAM controller |
| JPH0287398A (en)* | 1988-09-22 | 1990-03-28 | Hitachi Micro Comput Eng Ltd | Storage device |
| JPH03259492A (en)* | 1990-03-09 | 1991-11-19 | Fuji Xerox Co Ltd | Dram controller |
- 1990
- 1990-06-18JPJP02157501Apatent/JP3112020B2/ennot_activeExpired - Lifetime
- 1991
- 1991-06-17USUS07/716,821patent/US5321666A/ennot_activeCeased
- 1996
- 1996-06-12USUS08/660,977patent/USRE35978E/ennot_activeExpired - Lifetime
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4661929A (en)* | 1983-12-23 | 1987-04-28 | Hitachi, Ltd. | Semiconductor memory having multiple level storage structure |
| JPS62252591A (en)* | 1986-04-24 | 1987-11-04 | Seiko Instr & Electronics Ltd | High speed memory device |
| US4984210A (en)* | 1988-08-31 | 1991-01-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device improved for externally designating operation mode |
| US5036494A (en)* | 1989-03-20 | 1991-07-30 | Inmos Limited | Memory accessing |
| US5058074A (en)* | 1989-06-21 | 1991-10-15 | Kawasaki Steel Corporation | Integrated circuit including programmable circuit |
| US5175707A (en)* | 1989-10-27 | 1992-12-29 | Nec Corporation | Semiconductor memory device having a driving circuit provided in association with a high speed sense amplifier circuit |
| US5036493A (en)* | 1990-03-15 | 1991-07-30 | Digital Equipment Corporation | System and method for reducing power usage by multiple memory modules |
| US5159572A (en)* | 1990-12-24 | 1992-10-27 | Motorola, Inc. | DRAM architecture having distributed address decoding and timing control |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3112020B2 (en) | 2000-11-27 |
| US5321666A (en) | 1994-06-14 |
| JPH0449593A (en) | 1992-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100360408B1 (en) | Semiconductor memory device having data masking pin for outputting the same signal as data strobe signal during read operation and memory system including the same | |
| KR100607740B1 (en) | System Latency Leveling Method and Apparatus for Reading Data | |
| US6614700B2 (en) | Circuit configuration with a memory array | |
| US8245108B2 (en) | Semiconductor memory device and method for driving the same | |
| US5379304A (en) | Method and structure for providing error correction code and parity for each byte on SIMM's | |
| US5446860A (en) | Apparatus for determining a computer memory configuration of memory modules using presence detect bits shifted serially into a configuration register | |
| GB2370667A (en) | Semiconductor memory device having different clock frequencies for address and/or command signals, and data signals | |
| US5313603A (en) | Arrangement of controlling memory access requests to grouped memory banks | |
| US6256240B1 (en) | Semiconductor memory circuit | |
| US9323538B1 (en) | Systems and methods for memory interface calibration | |
| US6438015B2 (en) | Semiconductor memory device and memory system for improving bus efficiency | |
| US6983354B2 (en) | Memory device sequencer and method supporting multiple memory device clock speeds | |
| US5450422A (en) | Method and structure for providing error correction code for each byte on SIMM'S | |
| KR102142589B1 (en) | Semiconductor Memory Device and System Conducting Parity Check and Operating Method of Semiconductor Memory Device | |
| US6240495B1 (en) | Memory control system and memory control method | |
| US6128748A (en) | Independent timing compensation of write data path and read data path on a common data bus | |
| US7061821B2 (en) | Address wrap function for addressable memory devices | |
| USRE35978E (en) | Control circuit of dynamic random access memory | |
| JP4206508B2 (en) | Signal control circuit | |
| EP0831402A1 (en) | Dynamically configuring timing to match memory bus loading conditions | |
| JP3820006B2 (en) | Semiconductor device | |
| KR102795672B1 (en) | Data alignment control circuit and memroy device including the same | |
| US6504767B1 (en) | Double data rate memory device having output data path with different number of latches | |
| KR100373419B1 (en) | Address wrap function for addressable memory devices | |
| US6393542B1 (en) | Electronic circuit system and interface circuit that compares read and write clock operations |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FEPP | Fee payment procedure | Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY | |
| FPAY | Fee payment | Year of fee payment:8 |