US9711649B2 - Transistors incorporating metal quantum dots into doped source and drain regions - Google Patents

Abstract

Metal quantum dots are incorporated into doped source and drain regions of a MOSFET array to assist in controlling transistor performance by altering the energy gap of the semiconductor crystal. In a first example, the quantum dots are incorporated into ion-doped source and drain regions. In a second example, the quantum dots are incorporated into epitaxially doped source and drain regions.

Description

RELATED APPLICATION

This patent application is a divisional of U.S. patent application Ser. No. 13/931,096, filed Jun. 28, 2013 (now U.S. Pat. No. 9,601,630, issued Mar. 21, 2017) and claims benefit under 35 U.S.C. §119(e) of U.S. Provisional Patent Application No. 61/705,608, filed on Sep. 25, 2012, which applications are hereby incorporated by reference in their entirety.

BACKGROUND

Technical Field

The present disclosure relates to the fabrication of nanometer-sized integrated circuit field effect transistor (FET) devices and, in particular, to devices that incorporate quantum dot films to control electrical characteristics of the devices.

Description of the Related Art

As technology nodes for integrated circuits scale below 10 nm, maintaining precise control of various electrical characteristics in bulk semiconductor devices becomes increasingly more challenging. Bulk semiconductor devices include, for example, metal-oxide-semiconductor field effect transistors (MOSFETs). A MOSFET is a three-terminal switching device that includes a source, a gate, and a drain. MOSFETs are interconnected by a network of wires through contacts to each of the source, drain, and gate terminals.

When a voltage exceeding a certain threshold voltage (V_t) is applied to the MOSFET gate, the device switches on so that an electric current flows through a channel between the source and the drain. The value of V_tdepends, in part, on the characteristic energy band structure of the semiconductor material and, in particular, on a characteristic band gap which represents the amount of energy needed to boost a valence electron into the conduction band, where the electron can participate as a charge carrier in the channel current. The source and drain regions are typically doped with ions that serve as charge reservoirs for the device. Device performance parameters such as switching speed and on-resistance are largely dependent upon control of doping concentrations and the locations (e.g., depth profiles) of the dopants in the substrate after implantation and/or after annealing implanted regions at high temperatures.

Present technology challenges include, for example, achieving desirable dopant concentrations in the source and drain (S/D) regions, maintaining low S/D contact resistance, preventing short channel effects (SCE), improving drain-induced barrier lowering (DIBL), controlling V_t, and controlling a characteristic sub-threshold slope (SS). Strained silicon transistors address some of these challenges by replacing bulk silicon in the source and drain regions with epitaxially-grown silicon compounds. Strained silicon presents one alternative to ion doping, and therefore circumvents problems associated with controlling dopant concentrations and profiles. Introducing strain into the silicon crystal of a MOSFET tends to increase charge mobility in the channel region, thereby improving performance. However, strained silicon and other new technologies fail to address all of the technology challenges listed above.

BRIEF SUMMARY

Quantum dots are materials (e.g., semiconductors, metals) whose electronic characteristics are closely related to their crystal structure. Quantum dot structures have intermediate electronic properties that differ from both bulk materials and discrete molecules, and these electronic properties can be tuned by varying the size and spacing of the quantum dot crystals. Thus, quantum dots allow more precise control over conductive properties of the crystalline materials by altering the fundamental crystalline structure. Changes in the crystalline structure in turn influence the energy band structure and, specifically, the energy band gap of the semiconductor crystal. The embodiments discussed herein incorporate metallic quantum dots into the source and drain regions of a MOSFET to assist in controlling the transistor performance. In a first embodiment, metal quantum dots are incorporated into ion-doped source and drain regions; in a second embodiment, metal quantum dots are incorporated into in-situ-doped epitaxial source and drain regions.

In particular, according to one embodiment, one quantum dot of a different material from the source/drain material is placed into each of the source and the drain of a transistor. In one preferred embodiment, the source is composed of epitaxially grown semiconductor material, such as silicon or germanium, doped to a selected concentration level. A quantum dot composed of a different type of material, for example a metal, and therefore having a different crystalline structure, is embedded in the semiconductor source and/or drain region. In one embodiment, a single metal quantum dot is incorporated into each respective source and drain of a transistor. The size, shape, location, and area taken up by the added metal quantum dot will alter the operational characteristics of the transistor and provide improved performance of certain parameters. The respective properties of the metal quantum dot, as well as its location and interface with the source or drain region, can be selected to achieve the desired modification of the transistor characteristics.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

In the drawings, identical reference numbers identify similar elements. The sizes and relative positions of elements in the drawings are not necessarily drawn to scale.

FIG. 1 is a high-level flow diagram summarizing a processing sequence for fabricating MOSFET devices that incorporate metal quantum dot sources and drains, according to two alternative embodiments.

FIG. 2A is a process flow diagram showing a detailed sequence of processing steps that can be used to form isolation regions in a silicon substrate, according to one embodiment described herein.

FIG. 2B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after carrying out the processing steps shown inFIG. 2A.

FIG. 2C is a cross-sectional view of the NFET and PFET gates shown inFIG. 2B, taken along the cut lines A-A.

FIG. 2D is a cross-sectional view of the PFET device shown inFIG. 2B, taken along cut lines B-B.

FIG. 3A is a process flow diagram showing a detailed sequence of processing steps that can be used to form n-doped and p-doped carrier reservoirs in the source and drain regions of the NFET and PFET devices via ion implantation.

FIG. 3B is a top plan view of PFET and NFET devices after carrying out the processing steps shown inFIG. 3A.

FIG. 3C is a cross-sectional view of the NFET and PFET gates shown inFIG. 3B, taken along the cut lines A-A.

FIG. 3D is a cross-sectional view of the PFET device shown inFIG. 3B, taken along cut lines B-B.

FIG. 4A is a process flow diagram showing a detailed sequence of processing steps that can be used to form n-doped and p-doped carrier reservoirs in the source and drain regions of the NFET and PFET devices via in-situ epitaxial growth.

FIG. 4B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after carrying out the processing steps shown inFIG. 4A.

FIG. 4C is a cross-sectional view of the NFET and PFET gates shown inFIG. 4B, taken along the cut lines A-A.

FIG. 4D is a cross-sectional view of the PFET device shown inFIG. 4B, taken along cut lines B-B.

FIG. 5A is a process flow diagram showing a detailed sequence of processing steps that can be used to remove doped silicon from the substrate to form recessed gate regions of the NFET and PFET devices, according to one embodiment.

FIG. 5B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after carrying out the processing steps shown inFIG. 5A.

FIG. 5C is a cross-sectional view of the NFET and PFET gates shown inFIG. 5B, taken along the cut lines A-A.

FIG. 5D is a cross-sectional view of the PFET device shown inFIG. 5B, taken along cut lines B-B.

FIG. 6A is a process flow diagram showing a detailed sequence of processing steps that can be used to form epitaxial channels according to one embodiment.

FIG. 6B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after carrying out the processing steps shown inFIG. 6A.

FIG. 6C is a cross-sectional view of the NFET and PFET gates shown inFIG. 6B, taken along the cut lines A-A.

FIG. 6D is a cross-sectional view of the PFET device shown inFIG. 6B, taken along cut lines B-B.

FIG. 7A is a process flow diagram showing a detailed sequence of processing steps that can be used to form metal silicides that reduce contact resistance, according to one embodiment.

FIG. 7B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after carrying out the processing steps shown inFIG. 7A.

FIG. 7C is a cross-sectional view of the NFET and PFET gates shown inFIG. 7B, taken along the cut lines A-A.

FIG. 7D is a cross-sectional view of the PFET device shown inFIG. 7B, taken along cut lines B-B.

FIG. 8A is a process flow diagram showing a detailed sequence of processing steps that can be used to form metal gate electrodes and metal source and drain quantum dots, according to one embodiment.

FIG. 8B is a top plan view of a layout for an array of quantum dot PFET and NFET devices after completing processing steps shown inFIG. 1, according to a first embodiment.

FIG. 8C is a cross-sectional view of the NFET and PFET gates shown inFIG. 8B, taken along the cut lines A-A.

FIG. 8D is a cross-sectional view of the PFET device shown inFIG. 8B, taken along cut lines B-B.

FIG. 9A is a top plan view of a layout of a densely-packed offset array of MOSFETs containing quantum dot sources and drains.

FIG. 9B shows alternative shapes of quantum dots for use in integrated circuit layouts.

DETAILED DESCRIPTION

In the following description, certain specific details are set forth in order to provide a thorough understanding of various aspects of the disclosed subject matter. However, the disclosed subject matter may be practiced without these specific details. In some instances, well-known structures and methods of semiconductor processing comprising embodiments of the subject matter disclosed herein have not been described in detail to avoid obscuring the descriptions of other aspects of the present disclosure.

Unless the context requires otherwise, throughout the specification and claims that follow, the word “comprise” and variations thereof, such as “comprises” and “comprising” are to be construed in an open, inclusive sense, that is, as “including, but not limited to.”

Reference throughout the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout the specification are not necessarily all referring to the same aspect. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more aspects of the present disclosure.

Reference throughout the specification to integrated circuits is generally intended to include integrated circuit components built on semiconducting substrates, whether or not the components are coupled together into a circuit or able to be interconnected. Throughout the specification, the terms “layer” is used in its broadest sense to include a thin film, a cap, or the like. The term “layout” refers to a drawn pattern seen from a top plan view that implements an integrated circuit design. The layout specifies geometries and spacings of materials formed at each layer of the integrated circuit. Geometries and spacings for each layout are calculated according to a desired operational circuit specification.

Reference throughout the specification to conventional thin film deposition techniques for depositing silicon nitride, silicon dioxide, metals, or similar materials include such processes as chemical vapor deposition (CVD), low-pressure chemical vapor deposition (LPCVD), metal organic chemical vapor deposition (MOCVD), plasma-enhanced chemical vapor deposition (PECVD), plasma vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), electroplating, electro-less plating, and the like. Specific embodiments are described herein with reference to examples of such processes. However, the present disclosure and the reference to certain deposition techniques should not be limited to those described. For example, in some circumstances, a description that references CVD may alternatively be done using PVD, or a description that specifies electroplating may alternatively be accomplished using electro-less plating. Furthermore, reference to conventional techniques of thin film formation may include growing a film in-situ. For example, in some embodiments, controlled growth of an oxide to a desired thickness can be achieved by exposing a silicon surface to oxygen gas or to moisture in a heated chamber. The term “epitaxy” refers to a controlled process of crystal growth in which a new layer of a crystal is grown from the surface of a bulk crystal, while maintaining the same crystal structure as the underlying bulk crystal. The new layer is then referred to as an “epitaxially-grown” or “epitaxial” layer. Impurities can be incorporated into an epitaxial film, in-situ, as the crystal structure is formed, without imparting damage to the crystal structure.

Reference throughout the specification to conventional photolithography techniques, known in the art of semiconductor fabrication for patterning various thin films, includes a spin-expose-develop process sequence typically followed by an etch process. Alternatively or additionally, photoresist can also be used to pattern a hard mask, which, in turn, can be used to pattern an underlying film.

Reference throughout the specification to conventional etching techniques known in the art of semiconductor fabrication for selective removal of polysilicon, silicon nitride, silicon dioxide, metals, photoresist, polyimide, or similar materials includes such processes as wet chemical etching, reactive ion (plasma) etching (RIE), washing, wet cleaning, pre-cleaning, spray cleaning, chemical-mechanical planarization (CMP) and the like. Specific embodiments are described herein with reference to examples of such processes. However, the present disclosure and the reference to certain deposition techniques should not be limited to those described. In some instances, two such techniques may be interchangeable. For example, stripping photoresist may entail immersing a sample in a wet chemical bath or, alternatively, spraying wet chemicals directly onto the sample.

Specific embodiments are described herein with reference to examples of quantum dots, transistor devices, and transistor layouts that have been produced; however, the present disclosure and the reference to certain materials, dimensions, and the details and ordering of processing steps are exemplary and should not be limited to those shown.

In the figures, identical reference numbers identify similar features or elements. The sizes and relative positions of the features in the figures are not necessarily drawn to scale.

FIG. 1 shows a high-level sequence of processing steps in amethod100 that can be used to create a metal quantum dot array device, according to a first embodiment. The device described herein incorporates metal quantum dots into the source and drain regions of a MOSFET transistor.

At102, charge reservoirs in the source and drain regions are formed by doping areas of a silicon substrate between a pair of isolation trenches formed at101. A first method of doping uses conventional ion implantation. A second method of doping is performed in-situ during epitaxial growth.

At103, doped silicon is selectively removed from the gate region while remaining in the source and drain regions.

At104, an epitaxial channel is formed between the source and drain regions.

At105, a high-k gate is formed that includes a gate dielectric made of a material that has a high dielectric constant (e.g., halfnium oxide (HfO₂), or Al₂O₃) and a metal gate electrode.

At106, metal quantum dots are embedded into the source and drain regions to adjust the energy band structure of the source and drain junctions, to improve device performance.

FIGS. 2A-8D show and describe in further detail steps in themethod100. In each set of Figures A-D, A is a detailed flow diagram; B is a top plan view showing the transistor layout at the current layer; C is a cross sectional schematic view at a cut line A-A through the gate regions of both a negative channel (NFET) device and a positive channel (PFET) device; and D is a cross-sectional view at a cut line B-B through the source, drain, and gate of a PFET transistor, in particular. In accordance with convention, arrows on each cut line represent the direction of an observer's eye looking at the corresponding cut plane. The cross-sectional views C,D correspond to the area within the solid rectangles shown in the plan view B.

FIG. 2A shows theinitial process step101 in more detail, as a sequence of steps that can be used to form and fillisolation trenches112 in asilicon substrate114, according to one embodiment.

At116, theisolation trenches112 are patterned in thesilicon substrate114 using conventional lithography and reactive ion etching (RIE) techniques known to those skilled in the art of semiconductor fabrication.

At118, theisolation trenches112 are filled with an insulating material, typically a type of silicon dioxide (SiO₂), forming isolation regions, sometimes called shallow trench isolation122 (STI), though the aspect ratio (depth:width) of the trenches may not be consistent with the term “shallow.” For example, in one embodiment as described herein, the depth of the STI is within the range of about 10-200 nm. The STI fill operation can be carried out according to known plasma deposition techniques. Theouter STI regions122 electrically insulate the NFET and PFET devices from neighboring devices (FIGS. 2C, 2D) and acentral STI region123 insulates the NFET and PFET devices from one another (FIG. 2C).

At120, asilicon surface124 of thesilicon substrate114 is recessed slightly below the upper surface of theSTI122.

FIG. 2B shows a top plan view that corresponds to the two cross sections,FIGS. 2C, 2D, as described above. The thick solid lines shown inFIG. 2B are approximately aligned with theisolation trenches112 that delineate the boundaries of the NFET and PFET devices, both physically and electrically. The future locations of each transistor are foreshadowed by three rectangular fields shown as dotted rectangles inFIG. 2B. For example, the NFET will be the lower transistor (S-nG-D), in which the gate of the future NFET device is marked “nG”. Likewise, the PFET device will be the upper transistor (S-pG-D, along the cut lines B-B), in which the gate of the future PFET device is marked “pG”. Otherrectangular fields126, shown inFIG. 2B also shown as dotted lines, are associated with neighboring transistors.

FIG. 3A shows theprocess step102 in further detail, as a sequence of steps that can be used to dope source and drain regions of the NFET and PFET devices by ion implantation, as indicated inFIGS. 3B, 3C, and 3D according to a first embodiment.

At132,regions140 of thesubstrate114 that are to be implanted with negative ions are masked, preferably using a silicon nitride hard mask.

At134, a first ion implantation is carried out to introduce positive dopants (e.g., boron) into thesubstrate114. Implantation in adownward direction141, substantially normal to the surface of thesubstrate114, is desirable to achieve a horizontal p-doping profile142B. Implantation in a slightlydiagonal direction143, at a small angle to a surface normal, is desirable to optimize curved p-doping profiles144. The desired concentration of positive dopants in p-dopedcarrier reservoirs145 is within the range of about 1.0 E19-1.0 E21 atoms/cm³, with a target concentration of about 2.0 E20 atoms/cm³.

At136, the hard mask is removed from n-dopedregions140, and p-dopedcarrier reservoirs145 are masked.

At138, a second ion implantation is carried out to introduce negative dopants (e.g., phosphorous, arsenic) into thesubstrate114. Implantation in thedownward direction141 substantially normal to the surface of thesubstrate114 is desirable to achieve a horizontal n-doping profile142A. The desired concentration of negative dopants in the n-dopedregions140 is within the range of about 1.0 E19-1.0 E21 atoms/cm³′ with a target of about 2.0 E20 atoms/cm³.

The ion implantation process shown and described inFIGS. 3A-3D is sometimes preferred for minimum dimensions (i.e., gate lengths) below 20 nm. At such small geometries, damage caused by ion implantation may result in severe degradation of the silicon crystalline structure in the source and drain regions. Sometimes the degradation is so great that it cannot be healed sufficiently by a later annealing process. In such cases, an alternative doping method can be substituted for ion implantation. One such alternative, source and drain doping during in-situ epitaxial growth, is presented as a second embodiment of theprocess step102, shown and described in detail inFIGS. 4A-4D.

FIG. 4A shows a sequence of process steps that can be used to form an epitaxial n-dopedcarrier reservoir150 and an epitaxial p-dopedcarrier reservoir155.

At146, regions of thesilicon substrate114 that are to be epitaxially doped in situ with negative ions (carrier reservoirs150) are masked, preferably using a silicon nitride hard mask. There are least two different techniques by which the epitaxially formed source and drain regions can be grown. According to a first technique, a mask is aligned with the region that will become the p-region of the silicon substrate. The silicon substrate is then etched away to remove the substrate material between the shallow trench isolation regions at the edges of the mask opening. This will leave theisolation trenches112 in the substrate and adjacent to the regions which are covered by the mask. After this, the epitaxial material is grown to fill the recess which has been etched away, to form a new region which is doped in-situ during the process of epitaxial growth. The epitaxial layer completely fills the region between theisolation trenches112. This ensures that the epitaxial region will be self-aligned with the shallow trench isolation regions, since they form the boundary by which the epitaxial growth takes place.

At147, a first epitaxial growth process is carried out that incorporates positive dopants, e.g., epitaxial silicon-boron (epi Si:B), into thesilicon substrate114. The epitaxial doping process results in the p-doped carrier reservoir155 (FIGS. 4C, 4D) that is recognizable by its uniform, horizontal doping profile. The p-dopedcarrier reservoir155 is therefore noticeably distinct from the curved p-dopingprofiles144 that result from the small angle ion implantation process described shown above inFIG. 3D. The concentration of positive dopants in the epitaxial p-dopedcarrier reservoirs155 is about 2.0 E21 atoms/cm³for epi Si:B.

At148, the hard mask is removed from the n-dopedcarrier reservoirs150, and the epitaxial p-dopedcarrier reservoirs155 are masked.

At149, a second epitaxial growth process is carried out to incorporate negative dopants (e.g., epitaxial silicon-phosphorous (epi Si:P), or epitaxial silicon-arsenic (epi Si:As)) into thesubstrate114. The epitaxial doping process results in the n-doped carrier reservoir150 (FIG. 4C). The concentration of negative dopants in the n-dopedcarrier reservoir150 is about 1.0 E21 atoms/cm³for epi Si:As, and about 5.0 E20 atoms/cm³for epi Si:P.

According to a second technique, epitaxial growth of thecarrier reservoirs150 and155 can occur prior to formation of theisolation trenches112. A portion of thesubstrate114 is masked to prevent growth of the epitaxial layer, while epitaxial growth takes place in those areas which are unmasked. This type of epitaxial growth is a purely additive technique in which the epitaxially grown crystalline structure is added to the current substrate, after whichisolation trenches112 are etched through the epitaxial layer and filled.

Either of the two techniques may be used to create the separate epitaxially doped charge reservoirs as shown inFIGS. 4C and 4D, although the second technique is generally preferred. Other techniques may also be used to form the epitaxially grown source and drain regions.

FIG. 5A shows theprocess step103 in further detail, as a sequence of steps that can be used to create recessedgate areas151 shown inFIGS. 5B, 5C, and 5D, according to one embodiment. The recessedgate areas151 will accommodate the epitaxial channels and recessed metal gates formed in subsequent processing steps. The recessedgate areas151 can be formed by etching away portions of the n-doped and p-dopedcarrier reservoirs140 and145, respectively, using an RIE process that is carried out in a plasma etcher.

At152, the source and drain areas are masked so as to recess only the areas where the epitaxial channels and the transistor gates will be formed.

At154, dopant profile data collected during the ion implantation processing steps134 and138 is forwarded to a controller that controls the plasma etcher, in a scheme referred to as advanced process control (APC).

At156, using APC, a customized target depth is set for the etching process on a lot-by-lot basis, wherein the target depth is based on the ion implantation data. In this way, etch profiles of the recessedgate areas151 can be adjusted to match the horizontal dopant profiles142. To prevent short channel effects, it is desirable that the recessedgate areas151 extend laterally in both directions to fully intersect theisolation trenches112. Otherwise, residual dopants intended for only source anddrain carrier reservoirs140 and145 will remain present underneath the gate in the channel region, effectively narrowing, or shortening, the channel.

At158, the recess RIE process removes doped material from the gate regions (both n and p) creating the recessedgate areas151. In one embodiment, the depth of the recessedgate areas151 is within the range of about 10-100 nm, with a target of 60 nm. Alternatively, depending on the materials used, it may be possible to determine an etch chemistry that etches the doped material (both n- and p-type) preferentially, without removing thesilicon substrate114 and theSTI122.

It is noted that the process sequence described above (102,103;FIGS. 2A-4D) for formation of recessed gate MOSFET transistors is executed in the opposite order from a conventional MOSFET fabrication process. In a conventional MOSFET fabrication process, a gate is formed first, above the surface of thesubstrate114, for use as a mask during implantation of the source and drain regions, whereas, according to the present scheme, the source and drain regions are formed first, and the source and drain profiles can then be used to guide formation of a recessed gate structure. Such a process sequence was first described in U.S. Patent Application Publication 2012/0313144 to Zhang et al., entitled “Recessed Gate Field Effect Transistor,” published on Dec. 13, 2012.

FIGS. 6A-6D show and describeprocess steps104 and105 in further detail. Process steps104 and105 can be used to form non-planar epitaxial channels in the recessedgate areas151, according to one embodiment.

At104,epitaxial channels163 are formed by growing an epitaxial layer that covers both the NFET and PFET devices, for example, an epitaxial silicon germanium (SiGe) layer or an epitaxial germanium (Ge) layer. Theepitaxial channels163 are formed below the region where the transistor gates will be formed, lining the recessedgate areas151, so as to surround the gate on three sides as shown inFIGS. 6C, 6D. Theepitaxial channels163 are desirably about 5-50 nm thick.

At105, a high-k gate dielectric165 is formed on top of thenon-planar epitaxial channel163, again covering both the NFET and PFET devices. The dielectric constant of the high-k gate dielectric165 is desirably greater than about 4.0 and the thickness of the high-k gate dielectric165 is desirably within the range of about 2-20 nm.

FIG. 7A shows theprocess step106 in further detail, as a sequence of steps that can be used to form a metal gate electrode, and to form a metal silicide on the doped source anddrain carrier reservoirs145, according to one embodiment.

At166,quantum dot openings167 are etched through sections of the high-k gate dielectric165 and theepitaxial channel163, and into the doped source and drain carrier reservoirs145 (FIG. 7D). Thequantum dot openings167 desirably have a diameter, d, within the range of about 10-100 nm (FIG. 7B). The dots are referred to as “quantum dots” because of their small dimensions. In one embodiment, the maximum dimension of the dot will be in the range of 10 nm to 12 nm, while along some directions it may have dimension in the range of less than 5 nm. Thus, the size of the quantum dot is approaching dimensions in the range of 50 Å to 100 Å, in which the atomic effects of the individual atoms and their arrangement in a crystalline structure may have specific effects. The RIE etch depth target can be set, again, using APC, according to a measured step height associated with the recessedgate area151. The etch depth target is desirably set to a value that results in a depth of thequantum dot openings167 that is shallower than acorresponding depth169 of the gate region (FIGS. 7C,7D).

At168, a self-aligned metal silicide171 (“salicide”) is formed in the source anddrain carrier reservoirs145. A metal is conformally deposited onto the surface, for example, using a PVD process. The metal comes into contact with the doped silicon in the quantum dot openings and reacts chemically with the doped silicon to form a metal silicide compound. Metal on the surface of the recessedgate areas151 does not form a metal silicide. Themetal silicide171 reduces contact resistance associated with the metal quantum dots, and thus the electrical properties of themetal silicide171 directly influence device performance. Properties of themetal silicide171 determine, in large part, a height of a Schottky barrier at the source/drain boundary associated with contact resistance. Properties of themetal silicide171 are influenced by the type of metal deposited, the type of dopants used, and the doping concentration, and the overall film quality.Dual metal silicides171 can be formed by depositing the same metal (e.g., titanium or titanium nitride) onto both the n-doped and p-doped regions using two successive masking operations (e.g., using oxide hard masks). Thickness of themetal silicide171 is desirably in the range of about 1-20 nm, with a film thickness target of 10-20 nm.

At170, a thinmetal gate liner173, in the range of about 1-10 nm thick, but desirably less than about 8 nm thick, is formed in the recessedgate areas151 of both of the NFET and PFET devices. In one embodiment, the NFET gate liner includes titanium (Ti) and/or titanium nitride (TiN) or titanium carbide (TiC) for a gate electrode made of tungsten (W). Thegate liner173 can be a multi-layer stack that includes, for example, 1 nm TiN on 5 nm TiC, on 1 nm TiN. In another embodiment, thegate liner173 includes tantalum (Ta) and/or tantalum nitride (TaN) for a gate electrode made of copper (Cu). Thegate liner173 for PFET devices is desirably made of 1-10 nm TiN targeted at 4 nm. Thegate liner173 for PFET devices can be formed by first depositing the multi-layer stack on both the NFET and PFET devices, masking the NFET devices, etching away the top two layers (e.g., TiN and TiC), and depositing additional TiN.

FIG. 8A shows further details of theprocess step106, including a processing sequence that can be used to form the metal gate and to embed metal quantum dots into the raised source and drain regions, according to one embodiment.FIGS. 8B, 8C, and 8D show finished, planarized NFET and PFET devices made according to the second embodiment described above that achieves source and drain doping via in-situ epitaxial growth atstep102.

At172, bulk metal is deposited in the recessedareas151 to form recessed metal gate electrodes175 (FIGS. 8C, 8D) and also in thequantum dot openings167 to form embedded metal quantum dots177 (FIGS. 8B, 8D) in the source anddrain carrier reservoirs145. Metals suitable for use asmetal gate electrodes175 and metalquantum dots177 include, for example, tungsten, copper, silver, gold, aluminum, and the like. Thickness of themetal quantum dots177 is desirably about 60 nm. Themetal quantum dots177 are deposited so as to form a raised source and drain.

The formation of thequantum dot177 is selected to provide a particular crystalline structure of the metal. As is known, the crystal structure of copper is generally a cube; however, the exact connection of the atoms to each other, as well as the presence of dopants in the material, can modify the crystalline structure and also present different planes of the lattice. The metal, whether copper, aluminum, or the like, which is used will generally have a drastically different crystal structure than the surrounding semiconductor material, and therefore will affect the threshold voltage speed of operation as well as a number of other parameters of the semiconductor. In one preferred embodiment, the quantum dot is composed of tungsten. Another acceptable metal is aluminum. In the event copper or gold are used for the metal in the quantum dot, care will be taken to provide the appropriate liners, such as a tantalum or molybdenum liner for copper, in order to block diffusion of the copper into the silicon lattice and thus harm its operational characteristics. Accordingly, themetal silicide171 is selected both to affect the device performance and also to provide the appropriate barrier between the type of metal which is placed into the semiconductor substrate to avoid contamination.

The location, as well as the shape and size of the quantum dots, provides significant ability to precisely control the transistor performance. A single dot is shown in each of the respective source and drains for a single transistor, with the transistors spaced apart from each other as shown inFIG. 9A. In some embodiments, two or more dots may be provided in each of the respective source and drains for a single transistor. As is also clear in the following description the quantum dots can have a shape which is also selected to affect transistor performance as discussed in more detail with respect toFIG. 9B.

Another factor which affects device performance is the distance between the gate and the quantum dot. The distance is preferably selected to maintain a sufficient threshold that the transistor does not turn on prematurely due to noise characteristics. Also, the spacing is selected to provide a clear transition from on to off for the transistor. If the quantum dot is too close to the gate, there is some potential for increased interaction between the metal in thequantum dot177 and the metal charge on the gate electrode during operation. Accordingly, the quantum dot does not physically abut against the gate electrode, but is spaced some small distance away, preferably greater than 5 nm away and less than 100 nm away, so as to provide appropriate spacing and some semiconductor material between the quantum dot and the metal gate.

At174, the surface of the completed transistor devices is polished using a metal CMP process that stops on the silicon substrate114 (FIGS. 8C, 8D).

FIGS. 9A and 9B show top plan views of alternative quantum dot array designs. One alternative to a square array layout shown above in each of the preceding plan views is an offsetarray182 of quantum dot devices shown inFIG. 9A. The offsetarray182 packs the quantum dot devices into a higher density matrix.FIG. 9B shows alternative geometries for the circularquantum dots177 patterned inFIG. 9A, including polygons such as squarequantum dots184,diamond quantum dots188, and hexagonalquantum dots190. Alternatively, elongated quantum dots can be used such as ellipticalquantum dots186 and oblongquantum dots192. Such alternative quantum dot shapes may be advantageous with respect to design, layout, processing, or performance of MOSFET devices that incorporate quantum dots.

In a preferred embodiment, the quantum dots are in the shape of acolumn192, also referred to as theoblong quantum dot192. The use of acolumn quantum dot192 has a number of particular advantages with respect to transistor operation. The length of thecolumn192 will be selected to be approximately equal to the channel width. (As is known in semiconductor terminology, the channel length is the distance between the source and the drain, and the channel width is perpendicular to this, the sideways extension of the channel.) By having acolumn shape192 for the quantum dot, the effect of the quantum dot will be uniform across the entire channel, and therefore the electrical conduction properties that are affected by the quantum dot will be substantially uniform across the entire channel dimensions. Accordingly, when acolumn shape192 is selected for the quantum dot, the quantum dot will be relatively thin, for example less than about 10 nm, and the length of the quantum dot will be approximately equal to the channel width. Adiamond shape188 orsquare shape184 for the quantum dot also has a particular effect on the electrical characteristics. As will be appreciated, electrical charge often accumulates at point locations. The use of adiamond shape188 will affect electrical charge buildup at the points of the diamond, which will have an effect on the conduction locations through the channel. Similarly, a hexagon oroctagon shape190 provides additional points, and the orientation of the hexagon oroctagon190 with respect to the channel can be selected to produce the desired electrical properties.

The various embodiments described above can be combined to provide further embodiments. All of the U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-patent publications referred to in this specification and/or listed in the Application Data Sheet are incorporated herein by reference, in their entirety. Aspects of the embodiments can be modified, if necessary to employ concepts of the various patents, applications and publications to provide yet further embodiments.

It will be appreciated that, although specific embodiments of the present disclosure are described herein for purposes of illustration, various modifications may be made without departing from the spirit and scope of the present disclosure. Accordingly, the present disclosure is not limited except as by the appended claims.

These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.

Claims (19)

The invention claimed is:

1. A method, comprising:

forming an isolation trench in a silicon substrate;

implanting dopants into the silicon substrate in an area enclosed by the isolation trench to form a doped silicon region;

removing doped silicon material from a central portion of the doped silicon region to form a recessed area separating the doped silicon region into two separate areas that are doped source and drain regions;

forming an epitaxial channel in the recessed area;

forming in the recessed area a recessed gate that includes a gate dielectric having a high dielectric constant;

forming a metal quantum dot in the doped source region as an exposed contact for the doped source region, the metal quantum dot having a diameter between 1 and 100 nm and a crystalline structure that is different from a crystalline structure of the doped source region; and

forming a metal quantum dot in the doped drain region as an exposed contact for the doped drain region, the metal quantum dot of size 1-100 nm and a crystalline structure that is different from a crystalline structure of the doped drain region.

2. The method ofclaim 1, wherein the forming a metal quantum dot further includes

forming a single quantum dot opening in each one of the doped source and drain regions in accordance with a quantum dot array design;

depositing a metal layer in the single quantum dot openings; and

reacting the metal layer with the underlying doped silicon region to form a metal silicide, the metal silicide being different for p-type and n-type dopants depending on which dopant is present in the underlying doped silicon region.

3. The method ofclaim 2 wherein forming the quantum dot openings includes etching the quantum dot openings so as to have diameters at least as large as the respective metal quantum dot and in a range of 1-100 nm.

4. The method ofclaim 2, further comprising performing a metal planarization process to planarize the recessed gate and the metal quantum dots.

5. The method ofclaim 2 wherein the quantum dot array design is an offset array that packs quantum dot devices into a higher density matrix than a square array.

6. The method ofclaim 5 wherein the quantum dot array design includes quantum dots having one or more of circular, square, diamond, hexagonal, elliptical, or oblong geometries.

7. The method ofclaim 1 wherein implanting includes implanting the substrate with ions to a selected target depth and to a selected dopant concentration within a range of about 1.0 E19-1.0 E21 atoms/cm³.

8. The method ofclaim 1 wherein the doped silicon region has a selected dopant profile and the recessed gate area has an etch profile that extends deeper than the dopant profile.

9. The method ofclaim 1 wherein the epitaxial channel is non-planar and the non-planar epitaxial channel wraps around the recessed gate.

10. A method comprising:

forming a transistor on a substrate, the transistor having a doped source region, a doped drain region, and a conducting channel extending between the doped source and drain regions, the doped source and drain regions providing charge carrier reservoirs for injection of charge into the conducting channel; and

forming respective metal quantum dots in central areas of the doped source and drain regions as contacts for the doped source and drain regions, respectively, each of the metal quantum dots of size 1-100 nm and having a crystalline structure selected to be different from a crystalline structure of silicon.

11. The method ofclaim 10 wherein forming the transistor includes forming an isolation region and, after the isolation region is formed, doping an entire area of the substrate located within the isolation region, including the doped source and drain regions.

12. The method ofclaim 11 wherein forming the transistor further includes forming a recessed metal gate, by

selectively removing a portion of the doped substrate within the isolation region and between the doped source and drain regions to form a central recessed area; and

depositing a metal gate in the central recessed area.

13. The method ofclaim 12 wherein forming metal quantum dots includes depositing metal in the central areas of the source and drain regions at a same time as depositing the metal gate in the central recessed area.

14. The method ofclaim 13 wherein depositing metal in the central areas of the source and drain regions and in the central recessed area includes depositing one or more of tungsten, copper, silver, gold, aluminum, or combinations thereof.

15. A method, comprising:

forming an isolation region in a silicon substrate;

growing a doped epitaxial layer to completely cover the isolation region;

removing material from a central portion of the doped epitaxial layer and the silicon substrate to form a recessed area separating source and drain regions in the isolation region, the recessed area having a recess depth;

forming an epitaxial channel conformally in the recessed area;

forming a recessed gate over the epitaxial channel in the recessed area, the recessed gate including a gate dielectric having a high dielectric constant; and

forming metal quantum dots in the source and drain regions, the metal quantum dots having a crystalline structure that is different from a crystalline structure of the doped epitaxial layer, the metal quantum dots each having a top side planar with a top side of the silicon substrate.

16. The method ofclaim 15 wherein the doped epitaxial layer includes epitaxial doped with one or more of phosphorous, arsenic, or boron.

17. The method ofclaim 15 wherein growing a doped epitaxial layer includes incorporating dopants in-situ during epitaxial crystal growth to a dopant concentration within a range of about 1.0 E19-1.0 E21 atoms/cm³.

18. The method ofclaim 15 wherein the doped epitaxial layer has a uniform, horizontal doping profile.

19. The method ofclaim 15 wherein the recess depth coincides with a boundary between the doped epitaxial layer and the silicon substrate.

Images