Movatterモバイル変換


[0]ホーム

URL:


US9412717B2 - Apparatus and methods for molded underfills in flip chip packaging - Google Patents

Apparatus and methods for molded underfills in flip chip packaging
Download PDF

Info

Publication number
US9412717B2
US9412717B2US13/289,719US201113289719AUS9412717B2US 9412717 B2US9412717 B2US 9412717B2US 201113289719 AUS201113289719 AUS 201113289719AUS 9412717 B2US9412717 B2US 9412717B2
Authority
US
United States
Prior art keywords
mold
temperature
flip chip
lower mold
chases
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/289,719
Other versions
US20130115735A1 (en
Inventor
Meng-Tse Chen
Hsiu-Jen Lin
Chun-Cheng Lin
Wen-Hsiung LU
Ming-Da Cheng
Chung-Shi Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC LtdfiledCriticalTaiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US13/289,719priorityCriticalpatent/US9412717B2/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYreassignmentTAIWAN SEMICONDUCTOR MANUFACTURING COMPANYASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: LIU, CHUNG-SHI, CHEN, MENG-TSE, CHENG, MING-DA, LIN, CHUN-CHENG, LIN, HSIU-JEN, LU, WEN-HSIUNG
Priority to KR1020120005292Aprioritypatent/KR101317617B1/en
Priority to CN201210082793.7Aprioritypatent/CN103094130B/en
Priority to TW101114068Aprioritypatent/TWI466200B/en
Publication of US20130115735A1publicationCriticalpatent/US20130115735A1/en
Priority to KR1020130063357Aprioritypatent/KR101388753B1/en
Application grantedgrantedCritical
Publication of US9412717B2publicationCriticalpatent/US9412717B2/en
Activelegal-statusCriticalCurrent
Adjusted expirationlegal-statusCritical

Links

Images

Classifications

Definitions

Landscapes

Abstract

Methods and apparatus for a forming molded underfills. A method is disclosed including loading a flip chip substrate into a selected one of the upper mold chase and lower mold chase of a mold press at a first temperature; positioning a molded underfill material in the at least one of the upper and lower mold chases while maintaining the first temperature which is lower than a melting temperature of the molded underfill material; forming a sealed mold cavity and creating a vacuum in the mold cavity; raising the temperature of the molded underfill material to a second temperature greater than the melting point to cause the molded underfill material to flow over the flip chip substrate forming an underfill layer and forming an overmolded layer; and cooling the flip chip substrate to a third temperature substantially lower than the melting temperature of the molded underfill material. An apparatus is disclosed.

Description

BACKGROUND
A common requirement in current advanced semiconductor processing is for underfill material to be placed around connector terminals that provide physical and electrical connection between an integrated circuit die and a substrate. Ball grid array (“BGA”) and flip-chip integrated circuit packages typically include one or more integrated circuit dies mounted to a surface of a substrate. The substrate may further be overmolded to further protect the integrated circuit devices. In a BGA example, the substrate then has, on an opposite surface or in an area designated for it, external ball grid array connectors that provide electrical connectivity to a system board.
In flip chip packaging, after flip chip integrated circuits are mounted on the substrate, an underfill material is provided. The underfill may be provided by a capillary dispensing method, where liquid underfill material flows beneath the dies by capillary action. After the underfill is dispensed and cured, an overmolding process may then be performed and this process provides a mold compound package for the flip chip integrated circuits. This approach requires several steps and is time consuming. The underfill provides a stress relief buffer and protects the connectors and the integrated circuit dies from mechanical stress such as may be caused by thermal cycling.
Recently molded underfill (“MUF”) has been used. In MUF processing, the need for a separate overmolding process is eliminated. The MUF material provides both the underfill beneath the integrated circuit dies and surrounding the connectors, and a protective overmolded package. However the known approaches to forming molded underfills in flip chip mounted integrated circuits have several problems. Voids are commonly formed in the MUF material, warpage of the MUF and the substrate are observed, and the known processes for MUF lack good process control and uniformity in the finished devices, resulting in low yields.
BRIEF DESCRIPTION OF THE FIGURES
For a more complete understanding of the present disclosure, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIG. 1 depicts in a cross-sectional view a flip chip substrate for use with the embodiments;
FIG. 2 depicts in a cross-sectional view the mold chases of a mold press and a flip chip substrate in an intermediate processing stage of a method embodiment;
FIG. 3 depicts in a cross-sectional view the mold press ofFIG. 3 and the substrate following additional processing steps of the embodiment;
FIG. 4 depicts in a cross-sectional view the mold press ofFIG. 3 in an another processing step of the method embodiment for the flip chip substrate;
FIG. 5 depicts in another cross-sectional view the mold press and substrate ofFIG. 4 following additional processing steps of the method embodiment;
FIG. 6 depicts in a cross-sectional view a mold press and mold chases of an alternative embodiment at an intermediate processing step for a substrate;
FIG. 7 depicts in a cross-sectional view the mold press and substrate ofFIG. 6 following an additional processing step of the method embodiment;
FIG. 8 depicts in another cross-sectional view the mold press and substrate ofFIG. 7 following additional process steps of the method embodiment;
FIG. 9 depicts in another cross-sectional view the mold press and substrate ofFIG. 8 following additional process steps of the method embodiment;
FIG. 10 depicts in a cross-sectional view an alternative apparatus embodiment mold press and a substrate in an intermediate process step;
FIG. 11 depicts in a cross-sectional view the mold press ofFIG. 10 following additional processing steps; and
FIG. 12 depicts in a flow diagram an example method embodiment.
The drawings, schematics and diagrams are illustrative and not intended to be limiting, but are examples of embodiments of the disclosure, are simplified for explanatory purposes, and are not drawn to scale.
DETAILED DESCRIPTION
The making and using of the embodiments are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.
Embodiments of the present application which are now described in detail provide novel methods and apparatus for providing a MUF using molding with temperature control during a vacuum assisted molding process. A release film may be used to make release of the finished devices easier. In an embodiment, improved control of the temperature of the mold press and the MUF is used to provide accurate control of the melting and curing of the materials at all stages of the process. Voids and warpage of the MUF material and the substrate observed in the prior known approaches are reduced or eliminated. The method embodiments are implemented without substantial changes to the materials, the substrate or the integrated circuit dies.
FIG. 1 depicts in a cross-sectional view an example flip chip substrate for use with the embodiments.Substrate13 may be, in one non-limiting example, a semiconductor wafer, or a portion of a wafer. The wafer may be silicon, gallium arsenide, silicon on insulator (“SOT”) or other similar materials. The wafer may include passive devices such as resistors, capacitors, inductors and the like, or active devices such as transistors. Thesemiconductor wafer substrate13 may, in an example embodiment, include additional integrated circuits. However, thesubstrate13 may also be of other materials in alternative embodiments. Multiple layer circuit boards may be used. Thesubstrate13 may be of BT resin, FR4, ceramic, glass, plastic, tape, film, or other supporting materials that may carry the conductive pads or lands needed to receive theconnector terminals15 of the flip chip integrated circuit dies11.
Integrated circuits11 are shown inFIG. 1 arranged as flip chip integrated circuits mounted to thesubstrate13. In flip chip mounting of integrated circuits, the integrated circuit dies receive connectors such as15 on the bond pad terminals of the integrated circuit. In a non-limiting example, the connectors may be solder bumps. The solder material may be lead based, or alternatively it may be lead free, such as silver, copper, or tin compositions. The bumps will be eutectics with a common melting point for use in a reflow process. The solder bumps can be plated using electro or electroless plating techniques, or may be formed using screening or jet printing techniques. Theconnectors15 may be also be other types such as copper or gold pillars, conductive studs, or C4 columns.
In one example embodiment, solder bumps are used forconnectors15 and the integratedcircuits11 are flipped over, aligned, and placed on thesubstrate13 to place theconnectors15 in contact with lands on thesubstrate13. The flip chip integratedcircuits11 and theconnectors15 may then be subjected to a thermal solder reflow step to cause theconnectors15 to form electrical and physical connections to thesubstrate13. Other methods for assembly of the embodiment ofFIG. 1 may be used, however, and the embodiments are not limited by these examples.
Thesubstrate13 and the integrated circuit dies11 are now ready for an underfill step. The underfill material is needed between the surfaces of the integrated circuit dies11 and the surface ofsubstrate13. Theconnectors15 also require stress relief to prevent the connectors from cracking or lifting off the substrate or the integrated circuit dies11 during operation, as the integrated circuit dies11 will become quite warm in operation. Thermal expansion and contraction will occur. The underfill material will reduce the mechanical stress that might otherwise cause failures of theconnectors15, or cracking of the integrated circuit dies11.
Conventional approaches to underfill formation include a capillary dispensing approach, where liquid material is flowed underneath the dies using capillary action. This is referred to as capillary underfill, or “CUF”. However, that approach requires several steps. Also the conventional capillary underfill is often followed by an overmolding process to form the final package to protect the backside of the integrated circuit dies11. This requires additional processing.
Recently, MUF underfill processes have been used. In a known approach, a mold press with upper and lower mold chases is used. The mold press has thermal heating and compression capability. The mold press and is used to mold a MUF material, forming in one process both the underfill layer and the overmolded package. This approach eliminates some of the steps of the prior CUF and overmolding steps, but the conventional known approaches to MUF often result in voids in the underfill, and both MUF and substrate warpage, resulting in device defects and lower than desired yields for finished devices.
FIG. 2 illustrates in cross-section anembodiment mold press21 at an intermediate process step for illustrating the method embodiments. InFIG. 2, theflip chip substrate10 is disposed in a cavity formed by thelower mold chase31 and thesides33. Theintegrated circuits11 andconnectors15 offlip chip substrate10 are not shown in detail here, but are arranged as shown inFIG. 1, described above. Anupper mold chase27 is depicted aligned with thelower chase31 and it hasopenings26 corresponding to thesides33 of thelower chase31. Themold press21 is arranged so that thechases27 and31 may be moved apart for loading and unloading, and pressed together to form a sealed mold cavity for molding, as is described in detail below. The mold chases27 and31 may be formed of any durable resilient material that can withstand the temperature and pressures used. Typically, steel or other alloy metals are used. Coatings such as non-stick coatings may be provided on the mold chases27 and31. InFIG. 2, the embodiment is shown in cross-section; the mold cavity may be rectangular, square or circular. For an example using a semiconductor wafer as the substrate, a convenient form factor is to provide a mold press sized to receive an entire wafer for wafer level processing (“WLP”); however, the mold press may process a portion of a wafer. The cavity may be square, rectangular, or otherwise shaped; this shape is not visible in the cross-section ofFIG. 2. Themold press21 may include a hydraulic ram for supplying pressure to force the upper and lower mold chases together during molding.
Anoptional release film25 is provided. Mold release films enhance the molding process by ensuring the rapid and easy release of the finished molded devices, and by providing a seal sufficiently tight to enable a vacuum to be formed. Therelease film25 is provided onrollers23 and the film is advanced for each substrate, so that each mold cycle has a freshrelease film portion25. In an alternative embodiment, release films may be provided over both the upper and lower mold chases27 and31.
A MUF layer orfilm35 is shown loaded in themold chase31 over thesubstrate10. The MUF layer may be between 10 μms and 500 μms thick, depending on the application, the dies on the substrate, and the material selected for the MUF. In an example illustrative embodiment, the mold compound for the MUF is provided as a room temperature solid material formed to fit thechase31 withinsides33. In alternative embodiments, the mold compound may be provided as a powder, a liquid, a pellet, a film or in other forms. However, for superior control of the MUF melting and curing processes, the solid film format as shown inFIG. 2 is convenient. The MUF may be of epoxy resin mold compound and may include, as examples, fillers used to adjust the coefficient of thermal expansion (“CTE”), control water absorption, and control elasticity or modulus of the finished mold compound. Plastics, resins, epoxies, adhesives, hardeners, catalysts and release agents are all known ingredients that may be used to give the MUF material the desired melting temperatures (“Tg”), flow and cure properties and provide proper stress release for various substrates and applications.
In an example embodiment, the MUF material may be formed of a soft, pliable lamination layer (pliable at room temperature) that is sufficiently stiff to lie over the integrated circuit dies on the substrate, as shown inFIG. 2. The vacuum process (described below) is not hindered by the MUF, which lies above the dies.
As indicated by the vertical arrow ofFIG. 2, the upper and lower mold chases27 and31 can open and close for loading and unloading (open for these steps), and for molding and curing (closed for these steps). Thus, one or both of the upper and lower mold chases27 and31 may move in the vertical direction to open the cavity and allow for access. In contrast to the conventional approach, in the MUF molding methods of the embodiments, the temperature of themold press21, thesubstrate10 andMUF35 is controlled throughout the process.
In the embodiments, at the loading step illustrated inFIG. 2, the mold chases27 and31 are at room or ambient temperature, or at least at a temperature well below the melting point of the MUF molding material. For example, the mold chases could be at 25 degrees Celsius; they could be warmer or cooler but at a temperature less than 100 degrees Celsius.
FIG. 3 illustrates themold press21 and theflip chip substrate10 in a vacuum step of the example method embodiment. InFIG. 3, the temperature of the upper and lower mold chases27 and31 is still at the starting temperature. The MUF remains solid and above the dies. The mold cavity is closed by bringing the upper andlower chases27 and31 into contact with one another, as shown. Therelease film25 and thesides33 of thelower chase31 form a seal with theupper chase27, the film is pushed intoopenings26 and the cavity is sealed. A vacuum is supplied to remove any atmosphere in the cavity. The vacuum is applied until a high vacuum of at least 1 Torr is achieved, or even less. The vacuum may range from 1 to 0.1 Torr. The vacuum helps reduce or eliminate the formation of voids in theMUF35 in the subsequent melt and cure processes, described below. At this stage,MUF35 is still lying over the integrated circuit onflip chip substrate10; thus, the MUF does not impede the vacuum.
FIG. 4 illustrates themold press21 and theflip chip substrate10 following additional processing steps. In the method embodiment depicted inFIGS. 2-4, themold press21 hasheater bars29 in the upper and lower mold chases27 and31. In a MUF melting step, the temperature of the mold chases27 and31 is increased and the MUF temperature is raised to a temperature above the melting point of the MUF material. In an example, this temperature could be 120 degrees Celsius and a range of example temperatures can be between 120 degrees Celsius and 135 degrees Celsius, without limiting the embodiments. The melting temperature is sufficient to cause theMUF film35 to melt and flow into the spaces between the integrated circuit dies and over the surface of the substrate, and to surround the connectors beneath the integrated circuits, to form a void free underfill layer. At the same time, the MUF material forms over the back side of the integrated circuit dies and around the sides of the integrated circuit dies to form an overmolded package layer onsubstrate10. TheMUF35 is then subjected to the elevated temperature for an additional time to perform a thermal cure of the MUF material.
During the melt and cure stage, compression may be applied by a hydraulic force or otherwise forcing thechases27 and31 closer together to force the MUF material to flow and completely fill the space underneath the integrated circuit dies without voids.
Following the melt and cure steps, in the example method embodiments, a cool down for the mold chases27 and31 is performed. In one embodiment, the heater bars29 are powered off and themold press21 is simply allowed to cool. In other embodiments, cooling equipment is added such as a gas or liquid cooling system, or alternatively forced air may be applied, and the mold chases27 and31 are cooled more rapidly. The cool down step lowers the temperature of thesubstrate10 and theMUF material35 to a temperature that is well below the melting point of the MUF material. This may be room temperature or another ambient temperature less than 100 degrees Celsius, for example.
FIG. 5 depicts themold press21 following additional steps. After the mold chases27 and31, and thesubstrate10 reach a desired temperature during the cool down that is well below the MUF melting point, for example room temperature or approximately 25 degrees Celsius, or another specified temperature, the mold cavity is opened by moving one of thechases27 and31, and perhaps both, apart from the other, and opening the mold. Therelease film25 ensures that the overmolded devices onsubstrate10 will easily release from themold chase27, and thesubstrate10 now includes the completed underfill andovermolded material35 covering the dies11 and surrounding theconnectors15. The overmoldedflip chip substrate10 can now be removed frommold press21 for further processing, such as singulation or wafer sawing or dicing, device marking and tests needed to complete the packaged devices. By opening themold21 at a lowered temperature, warpage that often occurs in the conventional MUF assembly approach is avoided. Warpage of theMUF35 andsubstrate10 can cause device cracking, ball cracking, and voids which lead to additional defects. The method embodiments of this application prevent warpage caused by a sudden exposure of a hot overmolded substrate to cooler ambient atmosphere as in the prior known approaches.
FIG. 6 illustrates in a cross-sectional view another example embodiment. Amold press61 is shown in cross-section, in this example embodiment thesubstrate10 is loaded into theupper chase27 and secured byclamps63. As shown inFIG. 6,mold press61 is open for loading. Theflip chip substrate10 includes theintegrated circuits11 and theconnectors15 as shown inFIG. 1, mounted to asubstrate13, now oriented facing downward.Rollers23 again supply arelease film25 which is shown covering thelower mold chase31. A MUF film orlayer35 is depicted loaded into thelower chase31 and lying over therelease film25.Openings36 in thelower chase31 correspond to theclamps63 and provide a seal for the closed mold. Heater bars29 are provided to enable heating the upper and lower mold chases27 and31 at a later processing step, as is described below. At the intermediate loading process step illustrated inFIG. 6, thesubstrate10 and the mold chases27 and31 are at a temperature substantially lower than the melting temperature ofMUF35; for example, room temperature or approximately 25 degrees Celsius.
FIG. 7 depicts, in cross-section, themold press61 ofFIG. 6 andsubstrate10 following additional processing steps. InFIG. 7 a vacuum (indicated by the horizontal arrows in the figure) is applied after the mold chases27 and31 are closed and the mold is sealed by therelease film25 and theclamps63 extending into theopenings36 of thelower chase31. The vacuum is applied until a very low level is reached, approximately 1 Torr or less, to remove any excess atmosphere from the mold. During the vacuum step, thesubstrate10 and the mold chases27 and31 remain cool or at ambient temperature. Thus, theMUF35 does not begin melting during the loading or vacuum steps. This method embodiment provides a novel approach in sharp contrast to the known processes, which are typically performed in a hot mold press, where the MUF material begins melting immediately on loading into the mold, which allows voids to form. The use of the embodiments of this application reduces or eliminates these voids by controlling the temperature at each step.
FIG. 8 depicts themold press61 andsubstrate10 following another process step. InFIG. 8, the temperature is increased to melt and cure theMUF material35. Compression may also be applied by forcing the twochases27 and31 together while theMUF35 melts to force theMUF35 to surround and flow beneath the integrated circuit dies11 on thesubstrate10. The temperature for the process is selected to be greater than a melting point for theparticular MUF material35 that is used. The temperature may range from 120 to 130 degrees Celsius, for a non-limiting example. After theMUF35 melts, it is maintained at an elevated temperature to cure theMUF material35 and form the overmolded package over thesubstrate10, providing a protective package for the integrated circuits.
Following the melt and cure stages, themold press61 including thechases27 and31 and thesubstrate10 now including theMUF material35 are allowed to cool. In one embodiment, natural cooling can be used, although for throughput reasons, a cooling mechanism such as forced air, gas or liquid cooling in themold press61 may be used. Once thesubstrate10 has cooled to a temperature well below the melting temperature for theMUF35, for example, room temperature or approximately 25 degrees Celsius, themold press61 may be opened for unloading.
FIG. 9 depicts themold press61 andsubstrate10 at the unloading stage.MUF35 now forms an overmolded package and the underfill material for integrated circuits mounted on theflip chip substrate10. Therelease film25 ensures that thesubstrate10 may be easily removed from themold press61. Therollers23 can then be used to advance therelease film25 so that for the next load cycle, a fresh film is used. Theclamps63 can be opened to remove thesubstrate10 from theupper mold chase27.
In the method embodiments described above with respect toFIGS. 2-9, conventional mold chase materials such as steel or other metals can be used. These materials are thermally conductive, so heater bars and cooling channels may be used to control and vary the temperature of thechases27 and31, and thus heat and cool thesubstrate10 and theMUF35.
FIG. 10 depicts an alternative apparatus embodiment that may be used. InFIG. 10, amold press71 is shown in cross-section. Themold press71 has anupper chase57 and alower chase51. Themold press71 is shown in the open position inFIG. 10. Again,release film25 is provided, in this embodiment, over both the upper andlower chases57 and51. Asubstrate10, such as illustrated inFIG. 1, is shown loaded over thelower chase51 and overlying therelease film25. As described above, this may be a semiconductor wafer with integrated circuits flip chip mounted to it, or it may be another flip chip substrate material. A layer ofMUF material35 is depicted disposed over the integrated circuits and is shown solid at the initial temperature, such as room temperature. TheMUF35 may be provided in other forms, but the solid or pliable solid layer orfilm35 is convenient.
In this embodiment, the upper and lower mold chases57 and51 are formed of a transparent material that passes infrared radiation. For example, thechases57 and51 may be formed of a polycarbonate. Reinforced or “bulletproof” glass may be used; this material may include polycarbonate, thermoplastics, layers of laminated glass, or combinations of these. Other materials could be used so long as the materials are transparent to IR radiation. The chase material will pass the infrared radiation through without substantial heating of the chase material. This allows the heating processes to be limited to theMUF material35 and thesubstrate10, reducing the amount of heating and cooling time required, and thus increasing throughput.
FIG. 11 depicts in a cross-sectional view themold press71 ofFIG. 10 in the MUF melting step. After thechases57 and51 are loaded and closed, a vacuum is created in the mold cavity and a strong vacuum is established, lower than 1 Torr, and in a range between 1 to 0.1 Torr. Then, the MUF melting is done. In this example embodiment method, the MUF is heated by applying infrared radiation fromIR sources54 located above and below the mold chases57 and51. Because the IR transparent mold chase materials and therelease film25 pass the IR without heating, the heating is now localized to thesubstrate10 and theMUF35. The temperature of the MUF is increased to a temperature greater than the melting point for the material. The MUF then melts and flows into the areas between the integrated circuits onsubstrate10, and flows underneath the integrated circuits to form an underfill layer as before, and the remaining material of the MUF forms an overmolded layer to protect the integrated circuits onsubstrate10. The increased temperature is maintained for a time sufficient to cure the MUF material. As shown by the vertical arrows inFIG. 11, pressure may be applied by themold press71 during the MUF melting step to force the MUF material to flow into the spaces beneath the integrated circuits on thesubstrate10, and thus completely fill the spaces without voids.
The remaining steps in this method embodiment are similar to those described above, a cooling step is performed with themold press71 closed and the substrate is cooled to a temperature substantially lower than the melting point of theMUF35; for example, room temperature. Only then is themold press71 opened, so that the substrate andMUF35 are cool when it is opened, and no warpage occurs. Therelease film25 over the upper andlower chases57 and51 allow thesubstrate10 to be easily removed from themold press71. The cooling may be done by simply turning off theIR sources54 and allowing the substrate to cool (themold press71 will not be heated, as it passes the infrared energy.) The cooling may be shortened in time by using forced air, liquid, or gas cooling of themold press71.
FIG. 12 depicts example method embodiment steps in a flow diagram. Atstep81, the mold is opened at a first temperature, and the substrate is loaded into the mold. MUF material is loaded into the mold at the first temperature, which may be room temperature or another temperature lower than the MUF melting point. Instep83, the mold chases are closed together and the vacuum is applied to create a vacuum within the mold cavity, still the temperature is at the first temperature. Instep85, the substrate and MUF material are heated to a temperature over the melting point of the MUF material. In the embodiments using opaque mold chase materials, this may be done using heater bars in the upper and lower mold chases. In the embodiments using the IR transparent mold chase materials, IR energy may be applied to locally heat the MUF and the substrate to the second temperature.
Next, the method transitions to step87, where the MUF is cured and forms the underfill and overmolded packages. Atstep89, the substrate is cooled to the first temperature or a temperature substantially lower than the melting point of the MUF, prior to the opening of the mold press, so that no warpage occurs. Finally, the mold chases are opened for unloading the substrate. Further processing such as dicing, marking, and testing may then be performed on the overmolded devices.
Use of the embodiment methods control the MUF and flip chip substrate temperature profile throughout the molded underfill process. By maintaining the temperature at a lower temperature during loading, and during the vacuum stage, the molded underfill remains solid and only begins melting when the temperature is increased during the MUF melting and curing stage. In contrast to the prior approaches known for MUF processing, voids are prevented by keeping the MUF material from melting until after the loading is completed and the vacuum is provided in the mold cavity. Further, by cooling the substrate and MUF prior to opening the mold after the curing step, the wafer warpage problems observed in the prior approaches are reduced or eliminated. The embodiment methods increase yield and improve the results obtained without adding costs or the need for additional materials. The embodiment methods are particularly advantageous for large wafer substrates with fine pitch flip chip mounted devices where voids in the underfill were frequently observed when the prior art MUF processes were used.
In a method embodiment, the method includes loading a flip chip substrate comprising at least one flip chip mounted integrated circuit on the substrate into a selected one of the upper mold chase and lower mold chase of a mold press at a first temperature; positioning a molded underfill material in the at least one of the upper and lower mold chases overlying the flip chip substrate and the at least one integrated circuit, while maintaining the upper and lower mold chases at a first temperature which is lower than a melting temperature of the molded underfill material; closing the upper and lower mold chases together to form a sealed mold cavity and creating a vacuum in the mold cavity; raising the temperature of the molded underfill material to a second temperature greater than the melting point of the molded underfill material to cause the molded underfill material to flow over the flip chip substrate and beneath the at least one flip chip mounted integrated circuit, forming an underfill layer and forming an overmolded layer; cooling the flip chip substrate and the mold cavity to a third temperature substantially lower than the melting temperature of the molded underfill material; and subsequently opening the upper and lower mold chases to expose the flip chip substrate for unloading.
In another method embodiment, the method above further includes loading the flip chip substrate into the lower mold chase. In an alternative, the above method is performed and includes loading the flip chip substrate into the upper mold chase. In yet another method embodiment, the above method is performed and includes activating heaters in the upper and lower mold chases of the mold press, the upper and lower mold chases being thermally conductive. In yet another embodiment, the above methods include raising the temperature further comprises activating infrared sources disposed over the upper mold chase and below the lower mold chase of the mold press, the upper and lower mold chases being transparent to infrared radiation. In still another embodiment, the above methods include providing mold release film over a portion of at least one of the upper and lower mold chases. In still another method embodiment, in the above methods the first temperature is approximately 25 degrees Celsius. In a further embodiment, in the above methods the third temperature is approximately 25 degrees Celsius.
In a further alternative embodiment, in the above methods, the second temperature is between 120 and 135 degrees Celsius. In still another embodiment, the molded underfill material is an epoxy resin that is a solid at room temperature. In yet another alternative embodiment, in the above methods, the substrate includes a semiconductor substrate.
In an apparatus embodiment, a mold press is provided having an upper mold chase and a lower mold chase, the upper and lower mold chase comprising material that is transparent to infrared radiation, and infrared lamps are arranged to supply infrared radiation to the upper and lower mold chases. In a further embodiment, release film supplies are adapted to provide a release film over at least one of the upper and lower mold chases of the mold press. In yet another embodiment, the apparatus includes a vacuum supply adapted to provide a vacuum within a cavity formed by closing the upper and lower mold chases together. In still another embodiment, the apparatus includes a hydraulic ram adapted to compress the upper and lower mold chases together. In yet another embodiment, the upper and lower mold chases further comprise polycarbonate.
Another method embodiment includes loading a semiconductor substrate comprising a plurality of flip chip mounted integrated circuits mounted thereon into one of an upper mold chase and a lower mold chase in a mold press, the upper and lower mold chases at a first temperature; loading a molded underfill layer into one of the upper and lower mold chase while the upper and lower mold chases are maintained at the first temperature, the molded underfill layer being a solid at the first temperature, and overlying the plurality of flip chip mounted integrated circuits; closing the upper and lower mold chases of the mold press to form a sealed cavity containing the semiconductor substrate and the molded underfill layer; supplying a vacuum to the sealed cavity to create a vacuum of less than approximately 1 Torr while maintaining the semiconductor substrate and the molded underfill layer at the first temperature; heating the semiconductor substrate and the molded underfill layer to a second temperature greater than the melting temperature of the molded underfill layer so that the molded underfill layer flows over the semiconductor substrate and forms an underfill beneath the plurality of flip chip mounted integrated circuits, while forming an overmolded package layer over the flip chip mounted integrated circuits; cooling the semiconductor substrate to a third temperature that is substantially lower than the melting temperature of the molded underfill layer; and opening the upper and lower mold chase for unloading the mold press.
In a further method embodiment, the above method is performed wherein heating the semiconductor substrate comprises applying heat to the upper and lower mold chases, the upper and lower mold chases being formed of thermally conductive material. In an alternative embodiment, the above method is performed wherein heating the semiconductor substrate comprises applying infrared radiation to the upper and lower mold chases, the upper and lower mold chases being formed of infrared transparent material. In still another embodiment, the above method is performed wherein cooling the semiconductor substrate further comprises applying cooling using one selected from the group consisting essentially of gas cooling, liquid cooling, and forced air cooling.
The scope of the present application is not intended to be limited to the particular illustrative embodiments of the structures, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes or steps.

Claims (20)

What is claimed is:
1. A method, comprising:
loading a flip chip substrate comprising at least one flip chip mounted integrated circuit on the flip chip substrate into a selected one of an upper mold chase and a lower mold chase of a mold press at a first temperature, the at least one flip chip mounted integrated circuit electrically coupled to the flip chip substrate;
positioning a molded underfill material in at least one of the upper and lower mold chases overlying the flip chip substrate and the at least one flip chip mounted integrated circuit, the molded underfill material contacting the at least one flip chip mounted integrated circuit, while maintaining the upper and lower mold chases at the first temperature which is lower than a melting temperature of the molded underfill material;
after the positioning the molded underfill material, closing the upper and lower mold chases together to form a sealed mold cavity and after closing, removing air from the mold cavity to create a vacuum in the mold cavity;
after the removing air from the mold cavity, raising the temperature of the molded underfill material to a second temperature greater than the melting temperature of the molded underfill material to cause the molded underfill material to flow over the flip chip substrate and beneath the at least one flip chip mounted integrated circuit, forming an underfill layer and forming an overmolded layer;
cooling the flip chip substrate and the mold cavity to a third temperature substantially lower than the melting temperature of the molded underfill material; and
subsequently opening the upper and lower mold chases to expose the flip chip substrate for unloading.
2. The method ofclaim 1, wherein loading the flip chip substrate comprises loading the flip chip substrate into the lower mold chase.
3. The method ofclaim 1, wherein loading the flip chip substrate comprises loading the flip chip substrate into the upper mold chase.
4. The method ofclaim 1, wherein raising the temperature further comprises activating heaters in the upper and lower mold chases of the mold press, the upper and lower mold chases being thermally conductive.
5. The method ofclaim 1, wherein raising the temperature further comprises activating infrared sources disposed over the upper mold chase and below the lower mold chase of the mold press, the upper and lower mold chases being transparent to infrared radiation.
6. The method ofclaim 1, wherein loading the flip chip substrate further comprises providing a mold release film over a portion of at least one of the upper and lower mold chases.
7. The method ofclaim 1, wherein the first temperature is approximately 25 degrees Celsius.
8. The method ofclaim 1, wherein the third temperature is approximately 25 degrees Celsius.
9. The method ofclaim 1, wherein the second temperature is between 125 and 135 degrees Celsius.
10. The method ofclaim 1, wherein the molded underfill material is an epoxy resin that is a solid at room temperature.
11. The method ofclaim 1, wherein loading the flip chip substrate further comprises loading a semiconductor substrate.
12. A method, comprising:
loading a semiconductor substrate comprising a plurality of flip chip mounted integrated circuits electrically connected to the semiconductor substrate into one of an upper mold chase and a lower mold chase in a mold press, the upper and lower mold chases at a first temperature;
loading a molded underfill layer into one of the upper and lower mold chases while the upper and lower mold chases are maintained at the first temperature lower than a melting temperature of the molded underfill layer, the molded underfill layer being a solid at the first temperature, and the molded underfill layer overlying and contacting the plurality of flip chip mounted integrated circuits;
closing the upper and lower mold chases of the mold press to form a sealed cavity containing the semiconductor substrate and the molded underfill layer;
supplying a vacuum to remove air from the sealed cavity to create a vacuum of less than approximately 1 Torr while maintaining the semiconductor substrate and the molded underfill layer at the first temperature;
after the supplying the vacuum, heating the semiconductor substrate and the molded underfill layer to a second temperature greater than the melting temperature of the molded underfill layer so that the molded underfill layer flows over the semiconductor substrate and forms an underfill beneath the plurality of flip chip mounted integrated circuits, while forming an overmolded package layer over the flip chip mounted integrated circuits;
cooling the semiconductor substrate to a third temperature that is substantially lower than the melting temperature of the molded underfill layer; and
opening the upper and lower mold chases for unloading the mold press.
13. The method ofclaim 12, wherein heating the semiconductor substrate comprises applying heat to the upper and lower mold chases, the upper and lower mold chases being formed of thermally conductive material.
14. The method ofclaim 12, wherein heating the semiconductor substrate comprises applying infrared radiation to the upper and lower mold chases, the upper and lower mold chases being formed of infrared transparent material.
15. The method ofclaim 12, wherein cooling the semiconductor substrate further comprises applying cooling using one selected from the group consisting essentially of gas cooling, liquid cooling, and forced air cooling.
16. The method ofclaim 12, wherein the opening the upper and lower mold chases is performed after the cooling the semiconductor substrate to a third temperature.
17. A method, comprising:
loading a substrate with at least one flip chip mounted integrated circuit into an upper mold chase or a lower mold chase of a mold press, the upper and lower mold chases being transparent to infrared (IR) radiation;
loading a molded underfill material in the upper mold chase or the lower mold chase, while maintaining the upper and lower mold chases at a first temperature, wherein the molded underfill material is formed of a soft lamination layer that is pliable and sufficiently stiff to lie over the at least one flip chip mounted integrated circuit on the substrate at room temperature;
closing the upper and lower mold chases together to form a sealed mold cavity;
after forming the sealed mold cavity, removing air from the sealed mold cavity to form a vacuum;
after the removing air from the sealed mold cavity, sending IR radiation from outside the mold press through the IR transparent upper and lower mold chases to heat the molded underfill material to a second temperature greater than a melting point of the molded underfill material to cause the molded underfill material to flow, wherein the molded underfill material flows over, around, and underneath the at least one flip chip mounted integrated circuit;
cooling the substrate and the mold cavity to a third temperature lower than the melting point of the molded underfill material; and
unloading the substrate from the mold press.
18. The method ofclaim 17, further comprising forming a release film within the upper mold chase or the lower mold chase or both.
19. The method ofclaim 17, wherein closing the upper and lower mold chases further comprises compressing the upper and lower mold chases together.
20. The method ofclaim 18, wherein forming the release film further comprises forming a new release film for each mold cycle.
US13/289,7192011-11-042011-11-04Apparatus and methods for molded underfills in flip chip packagingActive2033-03-11US9412717B2 (en)

Priority Applications (5)

Application NumberPriority DateFiling DateTitle
US13/289,719US9412717B2 (en)2011-11-042011-11-04Apparatus and methods for molded underfills in flip chip packaging
KR1020120005292AKR101317617B1 (en)2011-11-042012-01-17Apparatus and methods for molded underfills in flip chip packaging
CN201210082793.7ACN103094130B (en)2011-11-042012-03-26For the apparatus and method of molded lower floor filler in Flip-Chip Using
TW101114068ATWI466200B (en)2011-11-042012-04-20Method and apparatus for molded underfills
KR1020130063357AKR101388753B1 (en)2011-11-042013-06-03 Apparatus and method for underfill molded into FLI chip packaging

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
US13/289,719US9412717B2 (en)2011-11-042011-11-04Apparatus and methods for molded underfills in flip chip packaging

Publications (2)

Publication NumberPublication Date
US20130115735A1 US20130115735A1 (en)2013-05-09
US9412717B2true US9412717B2 (en)2016-08-09

Family

ID=48206556

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US13/289,719Active2033-03-11US9412717B2 (en)2011-11-042011-11-04Apparatus and methods for molded underfills in flip chip packaging

Country Status (4)

CountryLink
US (1)US9412717B2 (en)
KR (2)KR101317617B1 (en)
CN (1)CN103094130B (en)
TW (1)TWI466200B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US10437272B2 (en)2017-09-012019-10-08Samsung Electronics Co., Ltd.Power supply circuit and related methods for generating a power supply voltage in a semiconductor package
US11088055B2 (en)2018-12-142021-08-10Texas Instruments IncorporatedPackage with dies mounted on opposing surfaces of a leadframe
US11562949B2 (en)2020-06-172023-01-24Texas Instruments IncorporatedSemiconductor package including undermounted die with exposed backside metal

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
DE102011082157A1 (en)*2011-09-062013-03-07Osram Opto Semiconductors Gmbh Press tool and method of manufacturing a silicone element
US9802349B2 (en)2012-03-022017-10-31Taiwan Semiconductor Manufacturing Company, Ltd.Wafer level transfer molding and apparatus for performing the same
US8951037B2 (en)2012-03-022015-02-10Taiwan Semiconductor Manufacturing Company, Ltd.Wafer-level underfill and over-molding
US9209046B2 (en)*2013-10-022015-12-08Taiwan Semiconductor Manufacturing Company Ltd.Semiconductor device and manufacturing method thereof
US9282649B2 (en)*2013-10-082016-03-08Cisco Technology, Inc.Stand-off block
US9373559B2 (en)2014-03-052016-06-21International Business Machines CorporationLow-stress dual underfill packaging
US10020211B2 (en)*2014-06-122018-07-10Taiwan Semiconductor Manufacturing Company, Ltd.Wafer-level molding chase design
KR102274742B1 (en)2014-10-062021-07-07삼성전자주식회사PACKAGE ON PACKAGE(PoP) AND COMPUTING DEVICE HAVING THE PoP
CN104409387A (en)*2014-10-272015-03-11三星半导体(中国)研究开发有限公司Packaging device and packaging method
EP3222206A1 (en)*2016-03-232017-09-27ETH ZurichMethod for the manufacturing of a carrying device, carrying device, system for detection of a physical parameter and method for detection of a physical parameter
US9761542B1 (en)2016-09-072017-09-12International Business Machines CorporationLiquid metal flip chip devices
EP3540765A4 (en)*2016-11-112020-05-13SHIN-ETSU ENGINEERING Co., Ltd. RESIN SEALING DEVICE AND RESIN SEALING METHOD
CN108466393B (en)*2018-03-222019-08-06上海飞骧电子科技有限公司A kind of plastic package method for solving plastic sealed mould flow problem and widening wafer width
JP2020152091A (en)*2018-06-192020-09-24旭化成株式会社 Molded product manufacturing method, molded product, and resin molding mold
CN110581109A (en)*2019-08-072019-12-17广东芯华微电子技术有限公司multi-chip embedded heterogeneous packaging structure and manufacturing method thereof
CN110571197A (en)*2019-08-072019-12-13广东芯华微电子技术有限公司Multi-chip embedded ABF packaging structure and manufacturing method thereof
CN110561685B (en)*2019-10-162024-10-15江苏铁锚玻璃股份有限公司Edge wrapping device and edge wrapping method applied to glass
TWI774184B (en)2020-03-182022-08-11日商日本航空電子工業股份有限公司Thinnable semiconductor device and method of manufacturing the same
JP7591885B2 (en)*2020-08-032024-11-29日本航空電子工業株式会社 device
CN111988924B (en)*2020-08-312022-02-01维沃移动通信有限公司Circuit board packaging method, circuit board and electronic equipment
KR20220049423A (en)*2020-10-142022-04-21에스케이하이닉스 주식회사Methods for fabricating semiconductor packages
CN114435457A (en)*2020-10-302022-05-06奥托立夫开发公司 Steering wheel leather wrapping method and steering wheel
KR20220064759A (en)2020-11-122022-05-19강대인Toothpaste bottle based on the entrance of a detachable toothpaste tube for easy squeezing of residual toothpaste
KR20220079149A (en)2020-12-042022-06-13김영인a toothpaste bottle that can separate the entrance and use residual toothpaste
US12315775B2 (en)*2021-12-062025-05-27International Business Machines CorporationUnderfill vacuum process
KR102742159B1 (en)*2023-05-122024-12-12한국과학기술원Electronic Package Molding Device and the Method Thereof and the Electronic Package Made Using the Method
CN117547648B (en)*2024-01-122024-04-09北京大学第三医院(北京大学第三临床医学院)Preparation method of meniscus hydrogel material, meniscus manufacturing method and meniscus
CN117613155B (en)*2024-01-232024-06-07长春希龙显示技术有限公司Blackness consistency display module and packaging method thereof
CN119923055A (en)*2025-04-022025-05-02武汉芯享光电科技有限公司 Lamp bead packaging method and lamp bead packaging structure

Citations (14)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5410162A (en)1993-10-151995-04-25Texas Instruments IncorporatedApparatus for and method of rapid testing of semiconductor components at elevated temperature
KR20000076785A (en)1999-03-102000-12-26토와 가부시기가이샤Method of coating semiconductor wafer with resin and mold used therefor
US6379997B1 (en)*1993-12-062002-04-30Fujitsu LimitedSemiconductor device and method of producing the same and semiconductor device unit and method of producing the same
US20030090040A1 (en)*2001-01-102003-05-15Kia SilverbrookUse of infrared radiation in molding of protective caps
US20040082105A1 (en)*2001-01-102004-04-29Silverbrook Research Pty LtdWafer scale caps located by molding
US20040212970A1 (en)*2003-04-222004-10-28Kai-Chi Chen[chip package structure]
US20070216004A1 (en)*2006-03-172007-09-20Infineon Technologies AgBlank including a composite panel with semiconductor chips and plastic package molding compound and method and mold for producing the same
US20080070333A1 (en)*2004-09-222008-03-20Dow Corning Toray Company, Ltd.Optical Semiconductor Device And Method Of Manufacturing Thereof
WO2008094124A1 (en)2007-01-312008-08-07Advanced Systems Automation LtdDirect molding system and process
US20090221114A1 (en)*2008-02-292009-09-03Freescale Semiconductor, Inc.Packaging an integrated circuit die using compression molding
US20100096747A1 (en)*2008-10-222010-04-22Sony CorporationSemiconductor device and method of manufacturing the same
KR20100126910A (en)2009-05-252010-12-03세크론 주식회사 Electronic component molding method and electronic component molding device
US20110318887A1 (en)*2010-06-282011-12-29Samsung Electronics Co., Ltd.Method of molding semiconductor package
US20130037990A1 (en)*2011-08-112013-02-14Taiwan Semiconductor Manufacturing Company, Ltd.Molding Wafer Chamber

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
EP2348087A1 (en)*2005-12-262011-07-27Hitachi Chemical Company, Ltd.Adhesive composition, circuit connecting material and connecting structure of circuit member
CN101675715B (en)*2007-05-092011-06-08日立化成工业株式会社 Film-like circuit connection material and connection structure of circuit components

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5410162A (en)1993-10-151995-04-25Texas Instruments IncorporatedApparatus for and method of rapid testing of semiconductor components at elevated temperature
US6379997B1 (en)*1993-12-062002-04-30Fujitsu LimitedSemiconductor device and method of producing the same and semiconductor device unit and method of producing the same
KR20000076785A (en)1999-03-102000-12-26토와 가부시기가이샤Method of coating semiconductor wafer with resin and mold used therefor
US6346433B1 (en)1999-03-102002-02-12Towa CorporationMethod of coating semiconductor wafer with resin and mold used therefor
US20030090040A1 (en)*2001-01-102003-05-15Kia SilverbrookUse of infrared radiation in molding of protective caps
US20040082105A1 (en)*2001-01-102004-04-29Silverbrook Research Pty LtdWafer scale caps located by molding
US20040212970A1 (en)*2003-04-222004-10-28Kai-Chi Chen[chip package structure]
US20080070333A1 (en)*2004-09-222008-03-20Dow Corning Toray Company, Ltd.Optical Semiconductor Device And Method Of Manufacturing Thereof
US20070216004A1 (en)*2006-03-172007-09-20Infineon Technologies AgBlank including a composite panel with semiconductor chips and plastic package molding compound and method and mold for producing the same
WO2008094124A1 (en)2007-01-312008-08-07Advanced Systems Automation LtdDirect molding system and process
KR20080077040A (en)2007-01-312008-08-21어드밴스드 시스템즈 오토메이션 리미티드 Direct Forming System and Method
US20090221114A1 (en)*2008-02-292009-09-03Freescale Semiconductor, Inc.Packaging an integrated circuit die using compression molding
US20100096747A1 (en)*2008-10-222010-04-22Sony CorporationSemiconductor device and method of manufacturing the same
KR20100126910A (en)2009-05-252010-12-03세크론 주식회사 Electronic component molding method and electronic component molding device
US20110318887A1 (en)*2010-06-282011-12-29Samsung Electronics Co., Ltd.Method of molding semiconductor package
US20130037990A1 (en)*2011-08-112013-02-14Taiwan Semiconductor Manufacturing Company, Ltd.Molding Wafer Chamber

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US10437272B2 (en)2017-09-012019-10-08Samsung Electronics Co., Ltd.Power supply circuit and related methods for generating a power supply voltage in a semiconductor package
US10747246B2 (en)2017-09-012020-08-18Samsung Electronics Co., Ltd.Power supply circuit and related methods for generating a power supply voltage in a semiconductor package
US11088055B2 (en)2018-12-142021-08-10Texas Instruments IncorporatedPackage with dies mounted on opposing surfaces of a leadframe
US11574855B2 (en)2018-12-142023-02-07Texas Instruments IncorporatedPackage with dies mounted on opposing surfaces of a leadframe
US11562949B2 (en)2020-06-172023-01-24Texas Instruments IncorporatedSemiconductor package including undermounted die with exposed backside metal

Also Published As

Publication numberPublication date
KR20130066654A (en)2013-06-20
TWI466200B (en)2014-12-21
KR20130049691A (en)2013-05-14
CN103094130A (en)2013-05-08
KR101388753B1 (en)2014-04-25
CN103094130B (en)2015-12-16
TW201320205A (en)2013-05-16
KR101317617B1 (en)2013-10-14
US20130115735A1 (en)2013-05-09

Similar Documents

PublicationPublication DateTitle
US9412717B2 (en)Apparatus and methods for molded underfills in flip chip packaging
US6000924A (en)Pressurized underfill encapsulation of integrated circuits
US6498055B2 (en)Semiconductor device, method of manufacturing semiconductor device, resin molding die, and semiconductor manufacturing system
US7672132B2 (en)Electronic packaging apparatus and method
TWI413195B (en)Method and apparatus of compression molding for reducing viods in molding compound
US20080187613A1 (en)Method of manufacturing wafer-level chip-size package and molding apparatus used in the method
JP5073756B2 (en) Packaging for high thermal performance of circuit dies
JP4336499B2 (en) Resin sealing molding method and apparatus for electronic parts
US8084301B2 (en)Resin sheet, circuit device and method of manufacturing the same
WO2017081882A1 (en)Resin-sealing device and resin-sealing method
JP2014179419A (en)Method for bonding electronic component
JP5660740B2 (en) Bonding method of electronic parts
JP2011243801A (en)Method and device for manufacturing semiconductor package
JP2001223230A (en)Electronic component, resin sealing method of electronic component and resin sealing device
US12358194B2 (en)Molded semiconductor device and manufacturing method of molded semiconductor device
KR102259427B1 (en)Molding die, resin molding device and method for manufacturing resin-molded product
JP2003197680A (en)Method of manufacturing semiconductor device
CN110289219B (en) Fan-out module high-voltage packaging process, structure and equipment
JP3955408B2 (en) Manufacturing method of semiconductor device
JP4462779B2 (en) Wafer with resin layer, semiconductor device, process for producing them, tablet made of epoxy resin composition used therefor, process for producing tablet made of epoxy resin composition
Fürgut et al.Process and Equipment for eWLB: Chip Embedding by Molding
JP2003203936A (en)Manufacturing method of resin encapsulated semiconductor device

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, TAIWAN

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, MENG-TSE;LIN, HSIU-JEN;LIN, CHUN-CHENG;AND OTHERS;SIGNING DATES FROM 20111024 TO 20111026;REEL/FRAME:027179/0461

STCFInformation on status: patent grant

Free format text:PATENTED CASE

MAFPMaintenance fee payment

Free format text:PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment:4

MAFPMaintenance fee payment

Free format text:PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment:8


[8]ページ先頭

©2009-2025 Movatter.jp