US8484265B1 - Angular range reduction in an integrated circuit device - Google Patents
Angular range reduction in an integrated circuit deviceDownload PDFInfo
- Publication number
- US8484265B1 US8484265B1US12/717,212US71721210AUS8484265B1US 8484265 B1US8484265 B1US 8484265B1US 71721210 AUS71721210 AUS 71721210AUS 8484265 B1US8484265 B1US 8484265B1
- Authority
- US
- United States
- Prior art keywords
- mantissa
- circuitry
- integrated circuit
- fractional
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/548—Trigonometric functions; Co-ordinate transformations
Definitions
- This inventionrelates to performing range reduction on values representing angles in integrated circuit devices, and particularly in programmable integrated circuit devices such as programmable logic devices (PLDs).
- PLDsprogrammable logic devices
- Trigonometric functionsare generally defined for the relatively small angular range of 0-360°, or 0-2 ⁇ radians. For angular values above 2 ⁇ , the values of the trigonometric functions repeat. Indeed, one could restrict the range to 0- ⁇ /2, because various trigonometric identities can be used to derive values for trigonometric functions of any angle between ⁇ /2 and 2 ⁇ from trigonometric functions of angles between 0 and ⁇ /2.
- a normalized input value in accordance with the aforementioned standardincludes a mantissa having an implied leading “1” and an integer exponent representing the power of 2 by which the mantissa is multiplied.
- a number having a mantissa of “0” and an exponent nrepresents 1.0 ⁇ 2 n . That number represents some number of full rotations around a circle plus, potentially, a partial rotation.
- the mantissaFor a non-zero mantissa, the mantissa represents at least a further partial rotation plus, potentially, a number of full rotations. Because there are 23 bits, there are 2 23 possible rotational increments for each exponent value. However, for a given exponent value, each increment results in a rotational increment of equal size.
- One of the two valuesis the leftover (i.e., modulo-2 ⁇ ) fractional portion of the rotation represented by 1.0 ⁇ 2 n , which may be referred to the base fractional rotation of the range-reduced angle (for small enough exponents, this will be the full rotation attributable to 1.0 ⁇ 2 n ).
- the other of the two valuesis the leftover (i.e., modulo-2 ⁇ ) fractional rotation represented by a single bit change in the mantissa for that exponent (for larger exponents, the full rotation for one increment may exceed one full rotation and will have a leftover fractional rotation, but for small enough exponents the full rotation for one increment will likely be a fractional rotation).
- the mantissa value(without the implied leading “1” which is taken care of by the base fractional rotation) is multiplied by the increment associated with that exponent to determine the contribution to the range-reduced angle from the mantissa and any non-fractional portion (to the left of the binal point) of that product is discarded, leaving a fractional rotation attributable to the mantissa.
- the base fractional rotationis added to the fractional rotation attributable to the mantissa to yield the total range-reduced rotation value.
- any non-fractional portion of that sumis discarded to provide the final range-reduced rotation value, which can be multiplied by 2 ⁇ , or another constant representing a complete circle, to yield the angle.
- Any trigonometric functioncan then be computed using any desired technique, such as CORDIC.
- circuitryfor deriving a range-reduced value of an angle represented by a number having a mantissa and an exponent.
- the circuitryincludes memory that stores a table that identifies, for each one of a plurality of values of the exponent, a base fractional rotation associated with that one of the plurality of values of said exponent, and an incremental fractional rotation associated with each increment of the mantissa.
- the circuitryfurther includes a multiplier that multiplies the mantissa by the incremental fractional rotation to provide a product representing a mantissa contribution.
- An adderadds the base fractional rotation to any fractional portion of the mantissa contribution.
- a corresponding method for determining the range-reduced angle, a method for configuring an integrated circuit device as such circuitry, and a programmable integrated circuit device so configurable,are also provided. Further, a machine-readable data storage medium encoded with instructions for performing the method of configuring an integrated circuit device is provided.
- FIG. 1shows the contributions to an angle from the exponent and mantissa of a floating point number
- FIG. 2is a simplified block diagram of an implementation of a logical structure according to an embodiment of the present invention
- FIG. 3is a cross-sectional view of a magnetic data storage medium encoded with a set of machine-executable instructions for performing the method according to the present invention
- FIG. 4is a cross-sectional view of an optically readable data storage medium encoded with a set of machine executable instructions for performing the method according to the present invention.
- FIG. 5is a simplified block diagram of an illustrative system employing a programmable logic device incorporating the present invention.
- angular measurementsare described in terms of radians, where 2 ⁇ radians represents one complete circle.
- the present inventionis not limited to any particular angular measurement system and any references to angular measurements in radians may be replaced with references to angular measurements in degrees (where 360 degrees represents one complete circle), grads or gradians (where 400 grads represents one complete circle), or any other angular measurement system.
- the inventionmay be described with reference to fractional rotations, otherwise referred to as fractions of a circle.
- FIG. 1shows a circle 100 and an angle 101 including multiple complete rotations 111 around circle 100 , plus a fractional rotation 121 .
- Angle 101may be represented mathematically as 1.x ⁇ 2 n rotations around circle 100 , which is the sum of 1.0 ⁇ 2 n rotations 102 and 0.x ⁇ 2 n rotations 103 .
- Rotations 102normally will have at least one complete rotation 112 as well as a fractional rotation 122 .
- nis small that rotations 103 include only a fractional rotation, in the most general case, and in the example shown, n may be large enough that rotations 103 includes at least one complete rotation 113 as well as a fractional rotation 123 .
- fractional rotation 121is the desired range-reduced angle. It also will be recognized that in adding angle 102 and angle 103 , any full rotations (i.e., non-fractional rotations) 112 , 113 may be discarded in determining the fractional rotational portion of the sum. Therefore, it will further be recognized that the desired range-reduced angle is the fractional rotational portion of the sum of fractional rotation 122 and fractional rotation 123 . It should be clear that depending on the sizes of fractional rotation 122 and fractional rotation 123 , their sum may have only a fractional portion, or may also (as in the example shown) have a non-fractional rotation to be discarded.
- the rotations associated with a given exponent nmay be precomputed.
- rotations associated with 256 values of nmay be precomputed and stored in, e.g., a table.
- the tablemay include two entries.
- the first entry associated with each value of nmay be the fractional portion of the rotation associated with 1.0 ⁇ 2 n (as discussed above, the non-fractional rotation may be discarded), which may be referred to as the “base fractional rotation.”
- the second entry associated with each value of nmay be the fractional portion of the rotation associated with each incremental bit of the mantissa x of 0.x ⁇ 2 n (only for very large n would one expect there to be a nonfractional portion of the incremental rotation, but if there is, there is no reason to store it and it may be discarded).
- the range-reduced angle represented by 1.x ⁇ 2 none need only multiply x by the incremental rotation associated with n, discard the non-fractional rotational portion of that product, and add to the fractional rotational portion of that product the base fractional rotation associated with n.
- the fractional portion of that sumis the desired range-reduced angle, represented as a fractional rotation. That fractional rotation may be multiplied by the appropriate constant for the angular measurement system being used (2 ⁇ , 360, 400, etc., as discussed above) to obtain the desired angular value.
- FIG. 2A logical structure 200 according to an embodiment of the present invention is shown in FIG. 2 .
- Structure 200may be implemented as circuitry.
- structure 200may be implemented in a programmable device, such as an FPGA, either in programmable logic, or in a combination of programmable logic and fixed logic (e.g., adders and multipliers) if provided.
- FPGAs in the STRATIX® family of FPGAs available from Altera Corporation, of San Jose, Calif.include digital signal processing blocks having multipliers and adders and programmable interconnect for connecting the multipliers and adders.
- Such an FPGAmay be configured to use the multipliers and adders, as well as any programmable logic that may be needed, to implement structure 200 .
- the aforementioned STRATIX® FPGAsinclude embedded memories of various sizes which may useful for storing the table discussed above.
- the aforementioned value 1.x ⁇ 2 nis input as an input mantissa 201 (x) and an input exponent 202 (n).
- Input exponent 202is input to table 203 to look up base fractional value 213 , as well as the incremental rotation for each increment of input mantissa 201 .
- the incremental rotationitself has an increment mantissa 223 and an increment exponent 233 .
- input mantissa 201is “normalized” to value between 0.5 10 and 0.999 . . . 9 10 (i.e., 0.1 2 and 0.111 . . . 1 2 ) by counting any leading zeroes at count-leading-zeroes module 204 and using the result 214 to left-shift input mantissa 201 at left-shifter 205 .
- the amount of shiftingis kept track of by subtracting result 214 from the constant value 23 10 at subtractor 215 .
- “Normalized” input mantissa 211is multiplied at multiplier 206 by increment mantissa 223 , which preferably also has been “normalized” to value between 0.5 10 and 0.999 . . .
- product 221preferably will have a value between 0.25 10 and 0.999 . . . 9 10 (i.e., 0.01 2 and 0.111 . . . 1 2 ).
- Increment exponent 233is subtracted at 216 from the difference previously computed by subtractor 215 .
- the first bit after the binal point of product 221is used to control multiplexer 207 . If that bit is a “1”, multiplexer 207 outputs product 221 at 227 and a “0” is subtracted at 217 from the difference previously computed by subtractor 216 . If the first bit after the binal point of product 221 is a “0”, then multiplexer 207 outputs at 227 the value of product 221 left-shifted by one place in shifter 237 , and a “1” is subtracted at 217 from the difference previously computed by subtractor 216 .
- the difference computed at 217which could be positive, negative or zero, is used at barrel-shifter 208 to shift output 227 right, left, or not at all, to provide a normalized contribution 218 by the input mantissa 201 to the desired angular value. Any non-fractional-rotational portion of contribution 218 is discarded (this requires simply ignoring the upper bits of the result), and the resulting fractional-rotational portion of contribution 218 is added at 209 to base fractional value 213 .
- sum 219will be a number between 0 and 1.999 . . . 9 10 , of which the non-fractional portion again is discarded (this requires simply ignoring the upper bits of the result) to yield the fractional rotational value representing the desired range-reduced angular value, which may be multiplied at 210 by the appropriate constant representing a full circle in the angular measurement system being used (2 ⁇ , 360, 400, etc., as discussed above) to obtain the desired angular value 220 .
- Instructions for carrying out a method according to this invention for programming a programmable device to derive range-reduced angular valuesmay be encoded on a machine-readable medium, to be executed by a suitable computer or similar device to implement the method of the invention for programming or configuring PLDs or other programmable devices to perform addition and subtraction operations as described above.
- a personal computermay be equipped with an interface to which a PLD can be connected, and the personal computer can be used by a user to program the PLD using a suitable software tool, such as the QUARTUS® II software available from Altera Corporation, of San Jose, Calif.
- FIG. 3presents a cross section of a magnetic data storage medium 800 which can be encoded with a machine executable program that can be carried out by systems such as the aforementioned personal computer, or other computer or similar device.
- Medium 800can be a floppy diskette or hard disk, or magnetic tape, having a suitable substrate 801 , which may be conventional, and a suitable coating 802 , which may be conventional, on one or both sides, containing magnetic domains (not visible) whose polarity or orientation can be altered magnetically. Except in the case where it is magnetic tape, medium 800 may also have an opening (not shown) for receiving the spindle of a disk drive or other data storage device.
- the magnetic domains of coating 802 of medium 800are polarized or oriented so as to encode, in manner which may be conventional, a machine-executable program, for execution by a programming system such as a personal computer or other computer or similar system, having a socket or peripheral attachment into which the PLD to be programmed may be inserted, to configure appropriate portions of the PLD, including its specialized processing blocks, if any, in accordance with the invention.
- FIG. 4shows a cross section of an optically-readable data storage medium 810 which also can be encoded with such a machine-executable program, which can be carried out by systems such as the aforementioned personal computer, or other computer or similar device.
- Medium 810can be a conventional compact disk read-only memory (CD-ROM) or digital video disk read-only memory (DVD-ROM) or a rewriteable medium such as a CD-R, CD-RW, DVD-R, DVD-RW, DVD+R, DVD+RW, or DVD-RAM or a magneto-optical disk which is optically readable and magneto-optically rewriteable.
- Medium 810preferably has a suitable substrate 811 , which may be conventional, and a suitable coating 812 , which may be conventional, usually on one or both sides of substrate 811 .
- coating 812is reflective and is impressed with a plurality of pits 813 , arranged on one or more layers, to encode the machine-executable program.
- the arrangement of pitsis read by reflecting laser light off the surface of coating 812 .
- a protective coating 814which preferably is substantially transparent, is provided on top of coating 812 .
- coating 812has no pits 813 , but has a plurality of magnetic domains whose polarity or orientation can be changed magnetically when heated above a certain temperature, as by a laser (not shown).
- the orientation of the domainscan be read by measuring the polarization of laser light reflected from coating 812 .
- the arrangement of the domainsencodes the program as described above.
- a PLD 90 programmed according to the present inventionmay be used in many kinds of electronic devices.
- Data processing system 900may include one or more of the following components: a processor 901 ; memory 902 ; I/O circuitry 903 ; and peripheral devices 904 . These components are coupled together by a system bus 905 and are populated on a circuit board 906 which is contained in an end-user system 907 .
- System 900can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable.
- PLD 90can be used to perform a variety of different logic functions.
- PLD 90can be configured as a processor or controller that works in cooperation with processor 901 .
- PLD 90may also be used as an arbiter for arbitrating access to a shared resources in system 900 .
- PLD 90can be configured as an interface between processor 901 and one of the other components in system 900 . It should be noted that system 900 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Abstract
Description
This invention relates to performing range reduction on values representing angles in integrated circuit devices, and particularly in programmable integrated circuit devices such as programmable logic devices (PLDs).
Trigonometric functions are generally defined for the relatively small angular range of 0-360°, or 0-2π radians. For angular values above 2π, the values of the trigonometric functions repeat. Indeed, one could restrict the range to 0-π/2, because various trigonometric identities can be used to derive values for trigonometric functions of any angle between π/2 and 2π from trigonometric functions of angles between 0 and π/2.
When determining the trigonometric function of a floating-point value (e.g., a value represented in accordance with the IEEE754-1985 standard for floating-point arithmetic), one of the first steps is to reduce the value to the range 0-2π (i.e., for a value x, to determine y=mod(x, 2π)).
Theoretically, one can calculate y=x−((int(x/2π))×2π). However, such a calculation is expensive in hardware, such as in programmable integrated circuit devices. For example, if x is large, int(x/2π) also will be large, and therefore memory must be provided for storing very large, very high precision numbers (i.e., numbers of higher precision than the 23 bits called for by the aforementioned IEEE754-1985 standard). In addition, the larger the value of x, the more iterations in the calculation.
One way to consider the problem of angular range reduction is to imagine rotation around a circle multiple times, usually ending up at some point part-way around the circle (although by happenstance one could end up at the beginning/end of the circle). If one were to discard all of the full rotations, and leave only the fractional rotation, one would reach the same result. The present invention discards all non-fractional rotations.
A normalized input value in accordance with the aforementioned standard (and these principles can be adapted to other standards as well) includes a mantissa having an implied leading “1” and an integer exponent representing the power of 2 by which the mantissa is multiplied. Thus, a number having a mantissa of “0” and an exponent n represents 1.0×2n. That number represents some number of full rotations around a circle plus, potentially, a partial rotation.
For a non-zero mantissa, the mantissa represents at least a further partial rotation plus, potentially, a number of full rotations. Because there are 23 bits, there are 223possible rotational increments for each exponent value. However, for a given exponent value, each increment results in a rotational increment of equal size.
Therefore, a table may be generated to store two values for each possible exponent value n (e.g., n=0-255). One of the two values is the leftover (i.e., modulo-2π) fractional portion of the rotation represented by 1.0×2n, which may be referred to the base fractional rotation of the range-reduced angle (for small enough exponents, this will be the full rotation attributable to 1.0×2n). The other of the two values is the leftover (i.e., modulo-2π) fractional rotation represented by a single bit change in the mantissa for that exponent (for larger exponents, the full rotation for one increment may exceed one full rotation and will have a leftover fractional rotation, but for small enough exponents the full rotation for one increment will likely be a fractional rotation).
For a non-zero mantissa associated with a particular exponent, the mantissa value (without the implied leading “1” which is taken care of by the base fractional rotation) is multiplied by the increment associated with that exponent to determine the contribution to the range-reduced angle from the mantissa and any non-fractional portion (to the left of the binal point) of that product is discarded, leaving a fractional rotation attributable to the mantissa.
The base fractional rotation is added to the fractional rotation attributable to the mantissa to yield the total range-reduced rotation value. Once again, any non-fractional portion of that sum is discarded to provide the final range-reduced rotation value, which can be multiplied by 2π, or another constant representing a complete circle, to yield the angle. Any trigonometric function can then be computed using any desired technique, such as CORDIC.
Therefore, in accordance with the present invention there is provided circuitry for deriving a range-reduced value of an angle represented by a number having a mantissa and an exponent. The circuitry includes memory that stores a table that identifies, for each one of a plurality of values of the exponent, a base fractional rotation associated with that one of the plurality of values of said exponent, and an incremental fractional rotation associated with each increment of the mantissa. The circuitry further includes a multiplier that multiplies the mantissa by the incremental fractional rotation to provide a product representing a mantissa contribution. An adder adds the base fractional rotation to any fractional portion of the mantissa contribution.
A corresponding method for determining the range-reduced angle, a method for configuring an integrated circuit device as such circuitry, and a programmable integrated circuit device so configurable, are also provided. Further, a machine-readable data storage medium encoded with instructions for performing the method of configuring an integrated circuit device is provided.
Further features of the invention, its nature and various advantages will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:
In portions of the foregoing discussion and of the discussion below, angular measurements are described in terms of radians, where 2π radians represents one complete circle. However, it will be appreciated that the present invention is not limited to any particular angular measurement system and any references to angular measurements in radians may be replaced with references to angular measurements in degrees (where 360 degrees represents one complete circle), grads or gradians (where 400 grads represents one complete circle), or any other angular measurement system. In its most general form, the invention may be described with reference to fractional rotations, otherwise referred to as fractions of a circle.
It will be recognized thatfractional rotation 121 is the desired range-reduced angle. It also will be recognized that in addingangle 102 andangle 103, any full rotations (i.e., non-fractional rotations)112,113 may be discarded in determining the fractional rotational portion of the sum. Therefore, it will further be recognized that the desired range-reduced angle is the fractional rotational portion of the sum offractional rotation 122 andfractional rotation 123. It should be clear that depending on the sizes offractional rotation 122 andfractional rotation 123, their sum may have only a fractional portion, or may also (as in the example shown) have a non-fractional rotation to be discarded.
In accordance with embodiments of the present invention, the rotations associated with a given exponent n may be precomputed. For example, in accordance with the foregoing IEEE754-1985 standard, n may range from 0 to 255 with an offset of 127, meaning that n=127 represents a “true” exponent of 0, while values of n≦126 represent negative exponents with “true” values down to −127 and values of n≧128 represent positive exponents with “true” values up to +128. For operation in accordance with that standard, rotations associated with 256 values of n may be precomputed and stored in, e.g., a table.
For each value of n, the table may include two entries. The first entry associated with each value of n may be the fractional portion of the rotation associated with 1.0×2n(as discussed above, the non-fractional rotation may be discarded), which may be referred to as the “base fractional rotation.” The second entry associated with each value of n may be the fractional portion of the rotation associated with each incremental bit of the mantissa x of 0.x×2n(only for very large n would one expect there to be a nonfractional portion of the incremental rotation, but if there is, there is no reason to store it and it may be discarded). While there may be a large number of incremental rotations for every value of n (e.g., in single-precision IEEE754-1985 floating point arithmetic, where the mantissa has 23 bits, there are 223=8,388,608 increments), each contributes the same amount of rotation. That increment itself preferably is stored with twice the precision of the standard being used to maintain the desired precision in the final result. Therefore, when using IEEE754-1985 arithmetic, the incremental rotations may be stored with at least 46 bits of precision.
To determine the range-reduced angle represented by 1.x×2n, one need only multiply x by the incremental rotation associated with n, discard the non-fractional rotational portion of that product, and add to the fractional rotational portion of that product the base fractional rotation associated with n. The fractional portion of that sum is the desired range-reduced angle, represented as a fractional rotation. That fractional rotation may be multiplied by the appropriate constant for the angular measurement system being used (2π, 360, 400, etc., as discussed above) to obtain the desired angular value.
Alogical structure 200 according to an embodiment of the present invention is shown inFIG. 2 .Structure 200 may be implemented as circuitry. In some embodiments,structure 200 may be implemented in a programmable device, such as an FPGA, either in programmable logic, or in a combination of programmable logic and fixed logic (e.g., adders and multipliers) if provided. For example, FPGAs in the STRATIX® family of FPGAs available from Altera Corporation, of San Jose, Calif., include digital signal processing blocks having multipliers and adders and programmable interconnect for connecting the multipliers and adders. Such an FPGA may be configured to use the multipliers and adders, as well as any programmable logic that may be needed, to implementstructure 200. In addition, the aforementioned STRATIX® FPGAs include embedded memories of various sizes which may useful for storing the table discussed above.
As shown inFIG. 2 , the aforementioned value 1.x×2nis input as an input mantissa201 (x) and an input exponent202 (n).Input exponent 202 is input to table203 to look up basefractional value 213, as well as the incremental rotation for each increment ofinput mantissa 201. The incremental rotation itself has anincrement mantissa 223 and anincrement exponent 233.
To maintain precision,input mantissa 201 is “normalized” to value between 0.510and 0.999 . . . 910(i.e., 0.12and 0.111 . . . 12) by counting any leading zeroes at count-leading-zeroes module 204 and using theresult 214 to left-shift input mantissa 201 at left-shifter 205. The amount of shifting is kept track of by subtractingresult 214 from theconstant value 2310atsubtractor 215. “Normalized”input mantissa 211 is multiplied atmultiplier 206 byincrement mantissa 223, which preferably also has been “normalized” to value between 0.510and 0.999 . . . 910(i.e., 0.12and 0.111 . . . 12). Therefore,product 221 preferably will have a value between 0.2510and 0.999 . . . 910(i.e., 0.012and 0.111 . . . 12).Increment exponent 233 is subtracted at 216 from the difference previously computed bysubtractor 215.
The first bit after the binal point ofproduct 221 is used to controlmultiplexer 207. If that bit is a “1”,multiplexer 207outputs product 221 at227 and a “0” is subtracted at217 from the difference previously computed bysubtractor 216. If the first bit after the binal point ofproduct 221 is a “0”, then multiplexer207 outputs at227 the value ofproduct 221 left-shifted by one place inshifter 237, and a “1” is subtracted at217 from the difference previously computed bysubtractor 216.
The difference computed at217, which could be positive, negative or zero, is used at barrel-shifter 208 to shiftoutput 227 right, left, or not at all, to provide a normalizedcontribution 218 by theinput mantissa 201 to the desired angular value. Any non-fractional-rotational portion ofcontribution 218 is discarded (this requires simply ignoring the upper bits of the result), and the resulting fractional-rotational portion ofcontribution 218 is added at209 to basefractional value 213.
Because both inputs to adder209 are “normalized” fractional values,sum 219 will be a number between 0 and 1.999 . . . 910, of which the non-fractional portion again is discarded (this requires simply ignoring the upper bits of the result) to yield the fractional rotational value representing the desired range-reduced angular value, which may be multiplied at210 by the appropriate constant representing a full circle in the angular measurement system being used (2π, 360, 400, etc., as discussed above) to obtain the desiredangular value 220.
Instructions for carrying out a method according to this invention for programming a programmable device to derive range-reduced angular values may be encoded on a machine-readable medium, to be executed by a suitable computer or similar device to implement the method of the invention for programming or configuring PLDs or other programmable devices to perform addition and subtraction operations as described above. For example, a personal computer may be equipped with an interface to which a PLD can be connected, and the personal computer can be used by a user to program the PLD using a suitable software tool, such as the QUARTUS® II software available from Altera Corporation, of San Jose, Calif.
The magnetic domains ofcoating 802 ofmedium 800 are polarized or oriented so as to encode, in manner which may be conventional, a machine-executable program, for execution by a programming system such as a personal computer or other computer or similar system, having a socket or peripheral attachment into which the PLD to be programmed may be inserted, to configure appropriate portions of the PLD, including its specialized processing blocks, if any, in accordance with the invention.
In the case of a CD-based or DVD-based medium, as is well known, coating812 is reflective and is impressed with a plurality ofpits 813, arranged on one or more layers, to encode the machine-executable program. The arrangement of pits is read by reflecting laser light off the surface ofcoating 812. Aprotective coating 814, which preferably is substantially transparent, is provided on top ofcoating 812.
In the case of magneto-optical disk, as is well known, coating812 has nopits 813, but has a plurality of magnetic domains whose polarity or orientation can be changed magnetically when heated above a certain temperature, as by a laser (not shown). The orientation of the domains can be read by measuring the polarization of laser light reflected fromcoating 812. The arrangement of the domains encodes the program as described above.
APLD 90 programmed according to the present invention may be used in many kinds of electronic devices. One possible use is in adata processing system 900 shown inFIG. 5 .Data processing system 900 may include one or more of the following components: aprocessor 901;memory 902; I/O circuitry 903; andperipheral devices 904. These components are coupled together by asystem bus 905 and are populated on acircuit board 906 which is contained in an end-user system 907.
For example,PLD 90 can be configured as a processor or controller that works in cooperation withprocessor 901.PLD 90 may also be used as an arbiter for arbitrating access to a shared resources insystem 900. In yet another example,PLD 90 can be configured as an interface betweenprocessor 901 and one of the other components insystem 900. It should be noted thatsystem 900 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.
Various technologies can be used to implementPLDs 90 as described above and incorporating this invention.
It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention.
For example, the various elements of this invention can be provided on a PLD in any desired number and/or arrangement. One skilled in the art will appreciate that the present invention can be practiced by other than the described embodiments, which are presented for purposes of illustration and not of limitation, and the present invention is limited only by the claims that follow.
Claims (25)
1. Circuitry for deriving a range-reduced value of an angle represented by a number having a mantissa and an exponent, said circuitry comprising:
memory that stores a table that identifies, for each one of a plurality of values of said exponent, a base fractional rotation associated with said one of said plurality of values of said exponent, and an incremental fractional rotation associated with each increment of said mantissa;
a multiplier that multiplies said mantissa by said incremental fractional rotation to provide a product representing a mantissa contribution; and
an adder that adds said base fractional rotation to any fractional portion of said mantissa contribution.
2. The circuitry ofclaim 1 further comprising normalization circuitry for said mantissa contribution.
3. The circuitry ofclaim 2 wherein said normalization circuitry comprises:
a count-leading zeroes module to determine a number of leading zeroes right of a binal point of said mantissa;
a left-shifter module to left-shift said mantissa by said number of leading zeroes;
circuitry that further shifts said product when it contains a leading zero;
an adder/subtractor chain for tracking shifting of said mantissa and said product; and
a barrel shifter that denormalizes said product based on output of said adder/subtractor chain.
4. The circuitry ofclaim 1 further comprising circuitry for discarding any non-fractional portion of output of said adder to provide a fractional rotation representing said range-reduced angle.
5. The circuitry ofclaim 4 further comprising a final multiplier that multiplies said fractional rotation representing said range-reduced angle by a constant representing one complete rotation in a desired angular measurement system, to convert said fractional rotation representing said range-reduced angle to a value representing said range-reduced angle in said desired angular measurement system.
6. A method of deriving, in circuitry, a range-reduced value of an angle represented by a number that has a mantissa and an exponent and that is input into the circuitry, said method comprising:
storing, in memory in the circuitry, a table that identifies, for each one of a plurality of values of said exponent, a base fractional rotation associated with said one of said plurality of values of said exponent, and an incremental fractional rotation associated with each increment of said mantissa;
multiplying said mantissa, using multiplication circuits in the circuitry, by said incremental fractional rotation to provide a product representing a mantissa contribution; and
adding said base fractional rotation, using addition circuits in the circuitry, to any fractional portion of said mantissa contribution.
7. The method ofclaim 6 further comprising normalizing, using normalization circuits in the circuitry, said mantissa contribution.
8. The method ofclaim 7 wherein said normalizing comprises:
determining, using counting circuits in the circuitry, a number of leading zeroes right of a binal point of said mantissa;
left-shifting said mantissa, using first shifting circuits in the circuitry, by said number of leading zeroes;
further shifting said product, using second shifting circuits in the circuitry, when said product contains a leading zero;
tracking, using circuits in the circuitry, shifting of said mantissa and said product; and
denormalizing said product, using other circuits in the circuitry, based on output of said tracking.
9. The method ofclaim 6 further comprising discarding any non-fractional portion of output of said adding to provide a fractional rotation representing said range-reduced angle.
10. The method ofclaim 9 further comprising a multiplying, using multiplication circuits in the circuitry, said fractional rotation representing said range-reduced angle by a constant representing one complete rotation in a desired angular measurement system, to convert said fractional rotation representing said range-reduced angle to a value representing said range-reduced angle in said desired angular measurement system.
11. A method of configuring a programmable integrated circuit device as circuitry for deriving a range-reduced value of an angle represented by a number having a mantissa and an exponent, said method comprising:
configuring memory of said programmable integrated circuit device to store a table that identifies, for each one of a plurality of values of said exponent, a base fractional rotation associated with said one of said plurality of values of said exponent, and an incremental fractional rotation associated with each increment of said mantissa;
configuring logic of said programmable integrated circuit device to multiply said mantissa by said incremental fractional rotation to provide a product representing a mantissa contribution; and
configuring logic of said programmable integrated circuit device to add said base fractional rotation to any fractional portion of said mantissa contribution.
12. The method ofclaim 11 further comprising configuring logic of said programmable integrated circuit device as normalization circuitry for said mantissa contribution.
13. The method ofclaim 12 wherein said configuring logic of said programmable integrated circuit device as normalization circuitry comprises:
configuring logic of said programmable integrated circuit device as a count-leading zeroes module to determine a number of leading zeroes right of a binal point of said mantissa;
configuring logic of said programmable integrated circuit device as a left-shifter module to left-shift said mantissa by said number of leading zeroes;
configuring logic of said programmable integrated circuit device to further shift said product when it contains a leading zero;
configuring logic of said programmable integrated circuit device as an adder/subtractor chain for tracking shifting of said mantissa and said product; and
configuring logic of said programmable integrated circuit device as a barrel shifter that denormalizes said product based on output of said adder/subtractor chain.
14. The method ofclaim 11 further comprising configuring logic of said programmable integrated circuit device as circuitry for discarding any non-fractional portion of output of said adder to provide a fractional rotation representing said range-reduced angle.
15. The method ofclaim 14 further comprising configuring logic of said programmable integrated circuit device to multiply said fractional rotation representing said range-reduced angle by a constant representing one complete rotation in a desired angular measurement system, to convert said fractional rotation representing said range-reduced angle to a value representing said range-reduced angle in said desired angular measurement system.
16. A programmable integrated circuit device comprising:
memory configured to store a table that identifies, for each one of a plurality of values of said exponent, a base fractional rotation associated with said one of said plurality of values of said exponent, and an incremental fractional rotation associated with each increment of said mantissa;
logic configured to multiply said mantissa by said incremental fractional rotation to provide a product representing a mantissa contribution; and
logic configured to add said base fractional rotation to any fractional portion of said mantissa contribution.
17. The programmable integrated circuit device ofclaim 16 further comprising logic configured as normalization circuitry for said mantissa contribution.
18. The programmable integrated circuit device ofclaim 17 wherein said logic configured as normalization circuitry comprises:
logic configured as a count-leading zeroes module to determine a number of leading zeroes right of a binal point of said mantissa;
logic configured as a left-shifter module to left-shift said mantissa by said number of leading zeroes;
logic configured to further shift said product when it contains a leading zero;
logic configured as an adder/subtractor chain for tracking shifting of said mantissa and said product; and
logic configured as a barrel shifter that denormalizes said product based on output of said adder/subtractor chain.
19. The programmable integrated circuit device ofclaim 16 further comprising logic configured as circuitry for discarding any non-fractional portion of output of said adder to provide a fractional rotation representing said range-reduced angle.
20. The programmable integrated circuit device ofclaim 19 further comprising logic configured to multiply said fractional rotation representing said range-reduced angle by a constant representing one complete rotation in a desired angular measurement system, to convert said fractional rotation representing said range-reduced angle to a value representing said range-reduced angle in said desired angular measurement system.
21. A non-transitory machine-readable data storage medium encoded with machine-executable instructions for configuring a programmable integrated circuit device as circuitry for deriving a range-reduced value of an angle represented by a number having a mantissa and an exponent, said instructions comprising:
instructions to configure memory of said programmable integrated circuit device to store a table that identifies, for each one of a plurality of values of said exponent, a base fractional rotation associated with said one of said plurality of values of said exponent, and an incremental fractional rotation associated with each increment of said mantissa;
instructions to configure logic of said programmable integrated circuit device to multiply said mantissa by said incremental fractional rotation to provide a product representing a mantissa contribution; and
instructions to configure logic of said programmable integrated circuit device to add said base fractional rotation to any fractional portion of said mantissa contribution.
22. The non-transitory machine-readable data storage medium ofclaim 21 wherein said instructions further comprise instructions to configure logic of said programmable integrated circuit device as normalization circuitry for said mantissa contribution.
23. The non-transitory machine-readable data storage medium ofclaim 22 wherein said instructions to configure logic of said programmable integrated circuit device as normalization circuitry comprise:
instructions to configure logic of said programmable integrated circuit device as a count-leading zeroes module to determine a number of leading zeroes right of a binal point of said mantissa;
instructions to configure logic of said programmable integrated circuit device as a left-shifter module to left-shift said mantissa by said number of leading zeroes;
instructions to configure logic of said programmable integrated circuit device to further shift said product when it contains a leading zero;
instructions to configure logic of said programmable integrated circuit device as an adder/subtractor chain for tracking shifting of said mantissa and said product; and
instructions to configure logic of said programmable integrated circuit device as a barrel shifter that denormalizes said product based on output of said adder/subtractor chain.
24. The non-transitory machine-readable data storage medium ofclaim 21 wherein said instructions further comprise instructions to configure logic of said programmable integrated circuit device as circuitry for discarding any non-fractional portion of output of said adder to provide a fractional rotation representing said range-reduced angle.
25. The non-transitory machine-readable data storage medium ofclaim 24 wherein said instructions further comprise instructions to configure logic of said programmable integrated circuit device to multiply said fractional rotation representing said range-reduced angle by a constant representing one complete rotation in a desired angular measurement system, to convert said fractional rotation representing said range-reduced angle to a value representing said range-reduced angle in said desired measurement system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/717,212US8484265B1 (en) | 2010-03-04 | 2010-03-04 | Angular range reduction in an integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/717,212US8484265B1 (en) | 2010-03-04 | 2010-03-04 | Angular range reduction in an integrated circuit device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US8484265B1true US8484265B1 (en) | 2013-07-09 |
Family
ID=48701527
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/717,212Expired - Fee RelatedUS8484265B1 (en) | 2010-03-04 | 2010-03-04 | Angular range reduction in an integrated circuit device |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US8484265B1 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130060829A1 (en)* | 2011-09-01 | 2013-03-07 | Advanced Micro Devices, Inc. | Method and apparatus for additive range reduction |
| US9395953B2 (en) | 2006-12-05 | 2016-07-19 | Altera Corporation | Large multiplier for programmable logic device |
| US9684488B2 (en) | 2015-03-26 | 2017-06-20 | Altera Corporation | Combined adder and pre-adder for high-radix multiplier circuit |
| CN118394301A (en)* | 2024-07-01 | 2024-07-26 | 中国电子产品可靠性与环境试验研究所（（工业和信息化部电子第五研究所）（中国赛宝实验室）） | Construction method of function processing circuit, function processing circuit and hardware accelerator |
Citations (339)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3473160A (en) | 1966-10-10 | 1969-10-14 | Stanford Research Inst | Electronically controlled microelectronic cellular logic array |
| US3896299A (en) | 1974-05-28 | 1975-07-22 | Rockwell International Corp | Trigonometric analog-to-digital conversion apparatus |
| US4156927A (en) | 1976-08-11 | 1979-05-29 | Texas Instruments Incorporated | Digital processor system with direct access memory |
| US4179746A (en) | 1976-07-19 | 1979-12-18 | Texas Instruments Incorporated | Digital processor system with conditional carry and status function in arithmetic unit |
| US4212076A (en) | 1976-09-24 | 1980-07-08 | Giddings & Lewis, Inc. | Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former |
| US4215406A (en) | 1972-08-22 | 1980-07-29 | Westinghouse Electric Corp. | Digital computer monitored and/or operated system or process which is structured for operation with an improved automatic programming process and system |
| US4215407A (en) | 1972-08-22 | 1980-07-29 | Westinghouse Electric Corp. | Combined file and directory system for a process control digital computer system |
| US4422155A (en) | 1981-04-01 | 1983-12-20 | American Microsystems, Inc. | Multiplier/adder circuit |
| US4484259A (en) | 1980-02-13 | 1984-11-20 | Intel Corporation | Fraction bus for use in a numeric data processor |
| US4521907A (en) | 1982-05-25 | 1985-06-04 | American Microsystems, Incorporated | Multiplier/adder circuit |
| US4575812A (en) | 1984-05-31 | 1986-03-11 | Motorola, Inc. | X×Y Bit array multiplier/accumulator circuit |
| US4597053A (en) | 1983-07-01 | 1986-06-24 | Codex Corporation | Two-pass multiplier/accumulator circuit |
| US4616330A (en) | 1983-08-25 | 1986-10-07 | Honeywell Inc. | Pipelined multiply-accumulate unit |
| US4623961A (en) | 1984-03-07 | 1986-11-18 | Westinghouse Electric Corp. | Programmable controller having automatic contact line solving |
| US4682302A (en) | 1984-12-14 | 1987-07-21 | Motorola, Inc. | Logarithmic arithmetic logic unit |
| US4718057A (en) | 1985-08-30 | 1988-01-05 | Advanced Micro Devices, Inc. | Streamlined digital signal processor |
| US4727508A (en) | 1984-12-14 | 1988-02-23 | Motorola, Inc. | Circuit for adding and/or subtracting numbers in logarithmic representation |
| US4736335A (en) | 1984-11-13 | 1988-04-05 | Zoran Corporation | Multiplier-accumulator circuit using latched sums and carries |
| US4791590A (en) | 1985-11-19 | 1988-12-13 | Cornell Research Foundation, Inc. | High performance signal processor |
| US4799004A (en) | 1987-01-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Transfer circuit for operation test of LSI systems |
| US4823295A (en) | 1986-11-10 | 1989-04-18 | Harris Corp. | High speed signal processor |
| US4839847A (en) | 1987-04-14 | 1989-06-13 | Harris Corp. | N-clock, n-bit-serial multiplier |
| US4871930A (en) | 1988-05-05 | 1989-10-03 | Altera Corporation | Programmable logic device with array blocks connected via programmable interconnect |
| US4912345A (en) | 1988-12-29 | 1990-03-27 | Sgs-Thomson Microelectronics, Inc. | Programmable summing functions for programmable logic devices |
| US4918637A (en) | 1987-01-13 | 1990-04-17 | Hewlett-Packard Company | Multichannel decimation/interpolation filter |
| US4967160A (en) | 1988-06-24 | 1990-10-30 | Thomson-Csf | Frequency multiplier with programmable order of multiplication |
| US4982354A (en) | 1987-05-28 | 1991-01-01 | Mitsubishi Denki Kabushiki Kaisha | Digital finite impulse response filter and method |
| US4991010A (en) | 1989-11-13 | 1991-02-05 | Eastman Kodak Company | Dual-mode image interpolation filter operable in a first mode for storing interpolation coefficients and in a second mode for effecting television standards conversion at a pixel rate |
| US4994997A (en) | 1987-09-25 | 1991-02-19 | U.S. Philips Corporation | Pipeline-type serial multiplier circuit |
| US5073863A (en) | 1988-12-07 | 1991-12-17 | Apt Instruments Corp. | Truth value converter |
| US5081604A (en) | 1987-12-02 | 1992-01-14 | Victor Company Of Japan, Ltd. | Finite impulse response (fir) filter using a plurality of cascaded digital signal processors (dsps) |
| US5122685A (en) | 1991-03-06 | 1992-06-16 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
| US5128559A (en) | 1989-09-29 | 1992-07-07 | Sgs-Thomson Microelectronics, Inc. | Logic block for programmable logic devices |
| EP0498066A2 (en) | 1991-02-08 | 1992-08-12 | Hitachi, Ltd. | Programmable logic controller |
| US5175702A (en) | 1990-07-18 | 1992-12-29 | International Business Machines Corporation | Digital signal processor architecture with plural multiply/accumulate devices |
| US5208491A (en) | 1992-01-07 | 1993-05-04 | Washington Research Foundation | Field programmable gate array |
| USRE34363E (en) | 1984-03-12 | 1993-08-31 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
| US5267187A (en) | 1990-05-10 | 1993-11-30 | Xilinx Inc | Logic structure and circuit for fast carry |
| US5296759A (en) | 1991-08-29 | 1994-03-22 | National Semiconductor Corporation | Diagonal wiring between abutting logic cells in a configurable logic array |
| EP0606653A1 (en) | 1993-01-04 | 1994-07-20 | Texas Instruments Incorporated | Field programmable distributed processing memory |
| US5338983A (en) | 1991-10-28 | 1994-08-16 | Texas Instruments Incorporated | Application specific exclusive of based logic module architecture for FPGAs |
| US5339263A (en) | 1993-01-28 | 1994-08-16 | Rockwell International Corporation | Combined decimation/interpolation filter for ADC and DAC |
| US5349250A (en) | 1993-09-02 | 1994-09-20 | Xilinx, Inc. | Logic structure and circuit for fast carry |
| US5357152A (en) | 1992-11-10 | 1994-10-18 | Infinite Technology Corporation | Logic system of logic networks with programmable selected functions and programmable operational controls |
| US5371422A (en) | 1991-09-03 | 1994-12-06 | Altera Corporation | Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements |
| US5375079A (en) | 1992-02-03 | 1994-12-20 | Mitsubishi Denki Kabushiki Kaisha | Arithmetical unit including accumulating operation |
| US5381357A (en) | 1993-05-28 | 1995-01-10 | Grumman Corporation | Complex adaptive fir filter |
| US5404324A (en) | 1993-11-01 | 1995-04-04 | Hewlett-Packard Company | Methods and apparatus for performing division and square root computations in a computer |
| US5424589A (en) | 1993-02-12 | 1995-06-13 | The Board Of Trustees Of The Leland Stanford Junior University | Electrically programmable inter-chip interconnect architecture |
| EP0668659A2 (en) | 1994-02-17 | 1995-08-23 | Pilkington Germany (no. 2) Limited | Reconfigurable ASIC |
| US5446651A (en) | 1993-11-30 | 1995-08-29 | Texas Instruments Incorporated | Split multiply operation |
| US5451948A (en) | 1994-02-28 | 1995-09-19 | Cubic Communications, Inc. | Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing |
| US5452231A (en) | 1988-10-05 | 1995-09-19 | Quickturn Design Systems, Inc. | Hierarchically connected reconfigurable logic assembly |
| US5452375A (en) | 1993-05-24 | 1995-09-19 | Sagem S.A. | Digital image processing circuitry |
| US5457644A (en) | 1993-08-20 | 1995-10-10 | Actel Corporation | Field programmable digital signal processing array integrated circuit |
| US5465226A (en) | 1990-03-20 | 1995-11-07 | Fujitsu Limited | High speed digital parallel multiplier |
| US5465375A (en) | 1992-01-14 | 1995-11-07 | France Telecom | Multiprocessor system with cascaded modules combining processors through a programmable logic cell array |
| US5483178A (en) | 1993-03-29 | 1996-01-09 | Altera Corporation | Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers |
| US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
| US5500812A (en) | 1993-06-14 | 1996-03-19 | Matsushita Electric Industrial Co., Ltd. | Multiplication circuit having rounding function |
| US5500828A (en) | 1993-05-28 | 1996-03-19 | Texas Instruments Incorporated | Apparatus, system and methods for distributed signal processing |
| EP0380456B1 (en) | 1989-01-25 | 1996-06-05 | STMicroelectronics S.r.l. | Field programmable logic and analogic integrated circuit |
| US5528550A (en) | 1993-05-28 | 1996-06-18 | Texas Instruments Incorporated | Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit |
| EP0721159A1 (en) | 1995-01-03 | 1996-07-10 | Texas Instruments Incorporated | Multiple-input binary adder |
| US5537601A (en) | 1993-07-21 | 1996-07-16 | Hitachi, Ltd. | Programmable digital signal processor for performing a plurality of signal processings |
| US5541864A (en) | 1994-04-26 | 1996-07-30 | Crystal Semiconductor | Arithmetic-free digital interpolation filter architecture |
| US5546018A (en) | 1993-09-02 | 1996-08-13 | Xilinx, Inc. | Fast carry structure with synchronous input |
| US5550993A (en) | 1989-05-04 | 1996-08-27 | Texas Instruments Incorporated | Data processor with sets of two registers where both registers receive identical information and when context changes in one register the other register remains unchanged |
| US5559450A (en) | 1995-07-27 | 1996-09-24 | Lucent Technologies Inc. | Field programmable gate array with multi-port RAM |
| US5563819A (en) | 1994-03-31 | 1996-10-08 | Cirrus Logic, Inc. | Fast high precision discrete-time analog finite impulse response filter |
| US5563526A (en) | 1994-01-03 | 1996-10-08 | Texas Instruments Incorporated | Programmable mixed-mode integrated circuit architecture |
| US5570039A (en) | 1995-07-27 | 1996-10-29 | Lucent Technologies Inc. | Programmable function unit as parallel multiplier cell |
| US5570040A (en) | 1995-03-22 | 1996-10-29 | Altera Corporation | Programmable logic array integrated circuit incorporating a first-in first-out memory |
| US5572148A (en) | 1995-03-22 | 1996-11-05 | Altera Corporation | Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory |
| US5581501A (en) | 1995-08-17 | 1996-12-03 | Altera Corporation | Nonvolatile SRAM cells and cell arrays |
| US5590350A (en) | 1993-11-30 | 1996-12-31 | Texas Instruments Incorporated | Three input arithmetic logic unit with mask generator |
| US5594366A (en) | 1994-05-04 | 1997-01-14 | Atmel Corporation | Programmable logic device with regional and universal signal routing |
| US5594912A (en) | 1993-08-09 | 1997-01-14 | Siemens Aktiengesellschaft | Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based on the contents of the multiplication register |
| US5596763A (en) | 1993-11-30 | 1997-01-21 | Texas Instruments Incorporated | Three input arithmetic logic unit forming mixed arithmetic and boolean combinations |
| US5606266A (en) | 1994-11-04 | 1997-02-25 | Altera Corporation | Programmable logic array integrated circuits with enhanced output routing |
| US5617058A (en) | 1995-11-13 | 1997-04-01 | Apogee Technology, Inc. | Digital signal processing for linearization of small input signals to a tri-state power switch |
| EP0555092B1 (en) | 1992-02-07 | 1997-05-14 | Questech Limited | Improvements in and relating to digital filters |
| US5631848A (en) | 1992-02-22 | 1997-05-20 | Texas Instruments | System decoder circuit and method of operation |
| US5633601A (en) | 1995-03-10 | 1997-05-27 | Texas Instruments Incorporated | Field programmable gate array logic module configurable as combinational or sequential circuits |
| US5636150A (en) | 1992-08-06 | 1997-06-03 | Sharp Kabushiki Kaisha | Data driven type digital filter unit and data driven type information processor including the same |
| US5636368A (en) | 1994-12-23 | 1997-06-03 | Xilinx, Inc. | Method for programming complex PLD having more than one function block type |
| US5640578A (en) | 1993-11-30 | 1997-06-17 | Texas Instruments Incorporated | Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section |
| US5644522A (en) | 1993-11-30 | 1997-07-01 | Texas Instruments Incorporated | Method, apparatus and system for multiply rounding using redundant coded multiply result |
| US5644519A (en) | 1995-04-07 | 1997-07-01 | Motorola, Inc. | Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range |
| US5646545A (en) | 1995-08-18 | 1997-07-08 | Xilinx, Inc. | Time multiplexed programmable logic device |
| US5646875A (en) | 1995-02-27 | 1997-07-08 | International Business Machines Corporation | Denormalization system and method of operation |
| US5648732A (en) | 1995-10-04 | 1997-07-15 | Xilinx, Inc. | Field programmable pipeline array |
| US5652903A (en) | 1994-11-01 | 1997-07-29 | Motorola, Inc. | DSP co-processor for use on an integrated circuit that performs multiple communication tasks |
| US5655069A (en) | 1994-07-29 | 1997-08-05 | Fujitsu Limited | Apparatus having a plurality of programmable logic processing units for self-repair |
| EP0461798B1 (en) | 1990-06-14 | 1997-08-13 | Advanced Micro Devices, Inc. | Configurable interconnect structure |
| US5664192A (en) | 1994-12-14 | 1997-09-02 | Motorola, Inc. | Method and system for accumulating values in a computing device |
| US5689195A (en) | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
| US5696708A (en) | 1995-03-30 | 1997-12-09 | Crystal Semiconductor | Digital filter with decimated frequency response |
| GB2283602B (en) | 1993-11-04 | 1998-03-04 | Altera Corp | Implementation of redundancy on a programmable logic device |
| US5729495A (en) | 1995-09-29 | 1998-03-17 | Altera Corporation | Dynamic nonvolatile memory cell |
| US5740404A (en) | 1993-09-27 | 1998-04-14 | Hitachi America Limited | Digital signal processor with on-chip select decoder and wait state generator |
| US5744980A (en) | 1996-02-16 | 1998-04-28 | Actel Corporation | Flexible, high-performance static RAM architecture for field-programmable gate arrays |
| US5744991A (en) | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
| US5754459A (en) | 1996-02-08 | 1998-05-19 | Xilinx, Inc. | Multiplier circuit design for a programmable logic device |
| US5761483A (en) | 1995-08-18 | 1998-06-02 | Xilinx, Inc. | Optimizing and operating a time multiplexed programmable logic device |
| US5764555A (en) | 1996-03-13 | 1998-06-09 | International Business Machines Corporation | Method and system of rounding for division or square root: eliminating remainder calculation |
| US5768613A (en) | 1990-07-06 | 1998-06-16 | Advanced Micro Devices, Inc. | Computing apparatus configured for partitioned processing |
| US5771186A (en) | 1995-06-07 | 1998-06-23 | International Business Machines | System and method for multiplying in a data processing system |
| US5777912A (en) | 1996-03-28 | 1998-07-07 | Crystal Semiconductor Corporation | Linear phase finite impulse response filter with pre-addition |
| US5784636A (en) | 1996-05-28 | 1998-07-21 | National Semiconductor Corporation | Reconfigurable computer architecture for use in signal processing applications |
| US5790446A (en) | 1995-07-05 | 1998-08-04 | Sun Microsystems, Inc. | Floating point multiplier with reduced critical paths using delay matching techniques |
| US5794067A (en) | 1994-10-03 | 1998-08-11 | Ricoh Company, Ltd. | Digital signal processing device |
| US5801546A (en) | 1995-01-04 | 1998-09-01 | Xilinx, Inc. | Interconnect architecture for field programmable gate array using variable length conductors |
| US5805477A (en) | 1996-09-26 | 1998-09-08 | Hewlett-Packard Company | Arithmetic cell for field programmable devices |
| US5805913A (en) | 1993-11-30 | 1998-09-08 | Texas Instruments Incorporated | Arithmetic logic unit with conditional register source selection |
| US5808926A (en) | 1995-06-01 | 1998-09-15 | Sun Microsystems, Inc. | Floating point addition methods and apparatus |
| US5812479A (en) | 1991-09-03 | 1998-09-22 | Altera Corporation | Programmable logic array integrated circuits |
| US5812562A (en) | 1996-11-15 | 1998-09-22 | Samsung Electronics Company, Ltd. | Low cost emulation scheme implemented via clock control using JTAG controller in a scan environment |
| US5815422A (en) | 1997-01-24 | 1998-09-29 | Vlsi Technology, Inc. | Computer-implemented multiplication with shifting of pattern-product partials |
| US5821776A (en) | 1997-01-31 | 1998-10-13 | Actel Corporation | Field programmable gate array with mask programmed analog function circuits |
| US5825202A (en) | 1996-09-26 | 1998-10-20 | Xilinx, Inc. | Integrated circuit with field programmable and application specific logic areas |
| US5838165A (en) | 1996-08-21 | 1998-11-17 | Chatter; Mukesh | High performance self modifying on-the-fly alterable logic FPGA, architecture and method |
| US5841684A (en) | 1997-01-24 | 1998-11-24 | Vlsi Technology, Inc. | Method and apparatus for computer implemented constant multiplication with multipliers having repeated patterns including shifting of replicas and patterns having at least two digit positions with non-zero values |
| US5847978A (en) | 1995-09-29 | 1998-12-08 | Matsushita Electric Industrial Co., Ltd. | Processor and control method for performing proper saturation operation |
| US5847579A (en) | 1997-03-20 | 1998-12-08 | Xilinx, Inc. | Programmable logic array with improved interconnect structure |
| US5847981A (en) | 1997-09-04 | 1998-12-08 | Motorola, Inc. | Multiply and accumulate circuit |
| US5859878A (en) | 1995-08-31 | 1999-01-12 | Northrop Grumman Corporation | Common receive module for a programmable digital radio |
| US5869979A (en) | 1996-04-05 | 1999-02-09 | Altera Corporation | Technique for preconditioning I/Os during reconfiguration |
| US5872380A (en) | 1994-11-02 | 1999-02-16 | Lsi Logic Corporation | Hexagonal sense cell architecture |
| US5874834A (en) | 1997-03-04 | 1999-02-23 | Xilinx, Inc. | Field programmable gate array with distributed gate-array functionality |
| US5878250A (en) | 1997-04-07 | 1999-03-02 | Altera Corporation | Circuitry for emulating asynchronous register loading functions |
| EP0411491B1 (en) | 1989-08-02 | 1999-03-03 | Cyrix Corporation | Method and apparatus for performing division using a rectangular aspect ratio multiplier |
| US5880981A (en) | 1996-08-12 | 1999-03-09 | Hitachi America, Ltd. | Method and apparatus for reducing the power consumption in a programmable digital signal processor |
| EP0905906A2 (en) | 1997-09-26 | 1999-03-31 | Lucent Technologies Inc. | Hybrid programmable gate arrays |
| US5892962A (en) | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
| US5894228A (en) | 1996-01-10 | 1999-04-13 | Altera Corporation | Tristate structures for programmable logic devices |
| US5898602A (en) | 1996-01-25 | 1999-04-27 | Xilinx, Inc. | Carry chain circuit with flexible carry function for implementing arithmetic and logical functions |
| US5931898A (en) | 1997-02-25 | 1999-08-03 | Lucent Technologies Inc | Finite impulse response filter |
| US5942914A (en) | 1996-10-25 | 1999-08-24 | Altera Corporation | PLD with split multiplexed inputs from global conductors |
| US5944774A (en) | 1997-09-26 | 1999-08-31 | Ericsson Inc. | Methods apparatus and computer program products for accumulating logarithmic values |
| US5949710A (en) | 1996-04-10 | 1999-09-07 | Altera Corporation | Programmable interconnect junction |
| US5951673A (en) | 1994-01-25 | 1999-09-14 | Yamaha Corporation | Digital signal processing device capable of selectively imparting effects to input data |
| US5956265A (en) | 1996-06-07 | 1999-09-21 | Lewis; James M. | Boolean digital multiplier |
| US5959871A (en) | 1993-12-23 | 1999-09-28 | Analogix/Portland State University | Programmable analog array circuit |
| US5960193A (en) | 1993-11-30 | 1999-09-28 | Texas Instruments Incorporated | Apparatus and system for sum of plural absolute differences |
| US5963050A (en) | 1997-02-26 | 1999-10-05 | Xilinx, Inc. | Configurable logic element with fast feedback paths |
| US5961635A (en) | 1993-11-30 | 1999-10-05 | Texas Instruments Incorporated | Three input arithmetic logic unit with barrel rotator and mask generator |
| US5970254A (en) | 1997-06-27 | 1999-10-19 | Cooke; Laurence H. | Integrated processor and programmable data path chip for reconfigurable computing |
| US5968196A (en) | 1998-04-21 | 1999-10-19 | Atmel Corporation | Configuration control in a programmable logic device using non-volatile elements |
| US5978260A (en) | 1995-08-18 | 1999-11-02 | Xilinx, Inc. | Method of time multiplexing a programmable logic device |
| US5982195A (en) | 1997-02-20 | 1999-11-09 | Altera Corporation | Programmable logic device architectures |
| US5986465A (en) | 1996-04-09 | 1999-11-16 | Altera Corporation | Programmable logic integrated circuit architecture incorporating a global shareable expander |
| US5991788A (en) | 1997-03-14 | 1999-11-23 | Xilinx, Inc. | Method for configuring an FPGA for large FFTs and other vector rotation computations |
| US5991898A (en) | 1997-03-10 | 1999-11-23 | Mentor Graphics Corporation | Arithmetic built-in self test of multiple scan-based integrated circuits |
| US5995748A (en) | 1993-11-30 | 1999-11-30 | Texas Instruments Incorporated | Three input arithmetic logic unit with shifter and/or mask generator |
| US5999015A (en) | 1997-02-20 | 1999-12-07 | Altera Corporation | Logic region resources for programmable logic devices |
| US5999990A (en) | 1998-05-18 | 1999-12-07 | Motorola, Inc. | Communicator having reconfigurable resources |
| US6005806A (en) | 1996-03-14 | 1999-12-21 | Altera Corporation | Nonvolatile configuration cells and cell arrays |
| US6006321A (en) | 1997-06-13 | 1999-12-21 | Malleable Technologies, Inc. | Programmable logic datapath that may be used in a field programmable device |
| US6009451A (en) | 1996-11-22 | 1999-12-28 | Lucent Technologies Inc. | Method for generating barrel shifter result flags directly from input data |
| US6018755A (en) | 1996-11-14 | 2000-01-25 | Altocom, Inc. | Efficient implementation of an FIR filter on a general purpose processor |
| US6021423A (en) | 1997-09-26 | 2000-02-01 | Xilinx, Inc. | Method for parallel-efficient configuring an FPGA for large FFTS and other vector rotation computations |
| US6020759A (en) | 1997-03-21 | 2000-02-01 | Altera Corporation | Programmable logic array device with random access memory configurable as product terms |
| US6029187A (en) | 1997-10-28 | 2000-02-22 | Atmel Corporation | Fast regular multiplier architecture |
| US6031763A (en) | 1996-08-16 | 2000-02-29 | Altera Corporation | Evaluation of memory cell characteristics |
| US6041339A (en) | 1998-03-27 | 2000-03-21 | Ess Technology, Inc. | Efficient decimation filtering |
| US6052327A (en) | 1997-10-14 | 2000-04-18 | Altera Corporation | Dual-port programmable logic device variable depth and width memory array |
| US6052755A (en) | 1994-03-28 | 2000-04-18 | Altera Corporation | Programming circuits and techniques for programmable logic |
| US6055555A (en) | 1997-12-29 | 2000-04-25 | Intel Corporation | Interface for performing parallel arithmetic and round operations |
| US6065131A (en) | 1997-11-26 | 2000-05-16 | International Business Machines Corporation | Multi-speed DSP kernel and clock mechanism |
| US6066960A (en) | 1998-05-21 | 2000-05-23 | Altera Corporation | Programmable logic device having combinational logic at inputs to logic elements within logic array blocks |
| US6069487A (en) | 1997-10-14 | 2000-05-30 | Altera Corporation | Programmable logic device circuitry for improving multiplier speed and/or efficiency |
| US6072994A (en) | 1995-08-31 | 2000-06-06 | Northrop Grumman Corporation | Digitally programmable multifunction radio system architecture |
| US6073154A (en) | 1998-06-26 | 2000-06-06 | Xilinx, Inc. | Computing multidimensional DFTs in FPGA |
| US6075381A (en) | 1998-01-21 | 2000-06-13 | Micron Electronics, Inc. | Programmable logic block in an integrated circuit |
| US6084429A (en) | 1998-04-24 | 2000-07-04 | Xilinx, Inc. | PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays |
| US6085317A (en) | 1997-08-15 | 2000-07-04 | Altera Corporation | Reconfigurable computer architecture using programmable logic devices |
| US6091261A (en) | 1998-11-12 | 2000-07-18 | Sun Microsystems, Inc. | Apparatus and method for programmable delays using a boundary-scan chain |
| US6091765A (en) | 1997-11-03 | 2000-07-18 | Harris Corporation | Reconfigurable radio system architecture |
| US6094726A (en) | 1998-02-05 | 2000-07-25 | George S. Sheng | Digital signal processor using a reconfigurable array of macrocells |
| US6097988A (en) | 1998-02-10 | 2000-08-01 | Advanced Micro Devices, Inc. | Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic |
| US6098163A (en) | 1993-11-30 | 2000-08-01 | Texas Instruments Incorporated | Three input arithmetic logic unit with shifter |
| US6107821A (en) | 1999-02-08 | 2000-08-22 | Xilinx, Inc. | On-chip logic analysis and method for using the same |
| US6107824A (en) | 1997-10-16 | 2000-08-22 | Altera Corporation | Circuitry and methods for internal interconnection of programmable logic devices |
| US6107820A (en) | 1997-05-23 | 2000-08-22 | Altera Corporation | Redundancy circuitry for programmable logic devices with interleaved input circuits |
| JP2000259394A (en) | 1999-03-09 | 2000-09-22 | Nec Kofu Ltd | Floating point multiplier |
| US6130554A (en) | 1996-06-21 | 2000-10-10 | Quicklogic Corporation | Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures |
| GB2318198B (en) | 1996-10-10 | 2000-10-25 | Altera Corp | Architectures for programmable logic devices |
| US6140839A (en) | 1998-05-13 | 2000-10-31 | Kaviani; Alireza S. | Computational field programmable architecture |
| US6144980A (en) | 1998-01-28 | 2000-11-07 | Advanced Micro Devices, Inc. | Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication |
| US6154049A (en) | 1998-03-27 | 2000-11-28 | Xilinx, Inc. | Multiplier fabric for use in field programmable gate arrays |
| US6157210A (en) | 1997-10-16 | 2000-12-05 | Altera Corporation | Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits |
| EP1058185A1 (en) | 1999-05-31 | 2000-12-06 | Motorola, Inc. | A multiply and accumulate apparatus and a method thereof |
| US6163788A (en) | 1998-06-25 | 2000-12-19 | Industrial Technology Research Institute | Programmable finite impulse response processor with scalable dynamic data range |
| US6167415A (en) | 1998-02-10 | 2000-12-26 | Lucent Technologies, Inc. | Recursive digital filter with reset |
| US6175849B1 (en) | 1998-02-10 | 2001-01-16 | Lucent Technologies, Inc. | System for digital filtering in a fixed number of clock cycles |
| US6215326B1 (en) | 1998-11-18 | 2001-04-10 | Altera Corporation | Programmable logic device architecture with super-regions having logic regions and a memory region |
| US6226735B1 (en) | 1998-05-08 | 2001-05-01 | Broadcom | Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements |
| US6243729B1 (en) | 1998-12-31 | 2001-06-05 | Texas Instruments Incorporated | Digital finite-impulse-response (FIR) filter with a modified architecture based on high order Radix-N numbering |
| US6246258B1 (en) | 1999-06-21 | 2001-06-12 | Xilinx, Inc. | Realizing analog-to-digital converter on a digital programmable integrated circuit |
| US6260053B1 (en) | 1998-12-09 | 2001-07-10 | Cirrus Logic, Inc. | Efficient and scalable FIR filter architecture for decimation |
| US6279021B1 (en) | 1998-01-30 | 2001-08-21 | Sanyo Electric Co. Ltd. | Digital filters |
| US6286024B1 (en) | 1997-09-18 | 2001-09-04 | Kabushiki Kaisha Toshiba | High-efficiency multiplier and multiplying method |
| US20010023425A1 (en) | 1998-08-14 | 2001-09-20 | Advanced Micro Devices, Inc. | Method and apparatus for rounding in a multiplier arithmetic |
| EP0927393B1 (en) | 1996-09-23 | 2001-10-17 | ARM Limited | Digital signal processing integrated circuit architecture |
| US20010037352A1 (en) | 1998-11-04 | 2001-11-01 | Hong John Suk-Hyun | Multiplier capable of multiplication of large multiplicands and parallel multiplications small multiplicands |
| US6314551B1 (en) | 1998-06-22 | 2001-11-06 | Morgan Stanley & Co. Incorporated | System processing unit extended with programmable logic for plurality of functions |
| US6314442B1 (en) | 1998-06-19 | 2001-11-06 | Mitsubishi Denki Kabushiki Kaisha | Floating-point arithmetic unit which specifies a least significant bit to be incremented |
| US6321246B1 (en) | 1998-09-16 | 2001-11-20 | Cirrus Logic, Inc. | Linear phase FIR sinc filter with multiplexing |
| US6323680B1 (en) | 1999-03-04 | 2001-11-27 | Altera Corporation | Programmable logic device configured to accommodate multiplication |
| US6327605B2 (en) | 1996-10-16 | 2001-12-04 | Hitachi, Ltd. | Data processor and data processing system |
| US20020002573A1 (en) | 1996-01-22 | 2002-01-03 | Infinite Technology Corporation. | Processor with reconfigurable arithmetic data path |
| US6353843B1 (en) | 1999-10-08 | 2002-03-05 | Sony Corporation Of Japan | High performance universal multiplier circuit |
| US6360240B2 (en) | 1998-01-29 | 2002-03-19 | Sanyo Electric Co., Ltd. | Digital filters |
| US6359468B1 (en) | 1999-03-04 | 2002-03-19 | Altera Corporation | Programmable logic device with carry look-ahead |
| US6362650B1 (en) | 2000-05-18 | 2002-03-26 | Xilinx, Inc. | Method and apparatus for incorporating a multiplier into an FPGA |
| US20020038324A1 (en) | 1998-09-16 | 2002-03-28 | Joel Page | Sinc filter using twisting symmetry |
| US6367003B1 (en) | 1998-03-04 | 2002-04-02 | Micron Technology, Inc. | Digital signal processor having enhanced utilization of multiply accumulate (MAC) stage and method |
| US6366944B1 (en) | 1999-01-15 | 2002-04-02 | Razak Hossain | Method and apparatus for performing signed/unsigned multiplication |
| US6369610B1 (en) | 1997-12-29 | 2002-04-09 | Ic Innovations Ltd. | Reconfigurable multiplier array |
| JP2002108606A (en) | 2000-09-26 | 2002-04-12 | Toshiba Corp | Sticky bit generation circuit and multiplier |
| US6377970B1 (en) | 1998-03-31 | 2002-04-23 | Intel Corporation | Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry |
| US20020049798A1 (en) | 2000-10-24 | 2002-04-25 | Minsheng Wang | Adder-saving implementation of digital interpolation/decimation fir filter |
| EP0657803B1 (en) | 1993-11-30 | 2002-05-02 | Texas Instruments Incorporated | Three input arithmetic logic unit |
| EP0660227B1 (en) | 1993-11-30 | 2002-05-02 | Texas Instruments Incorporated | Three input arithmetic logic unit forming the sum of a first and a second boolean combination of the inputs |
| US6385632B1 (en) | 1999-06-18 | 2002-05-07 | Advanced Micro Devices, Inc. | Fast CORDIC algorithm with sine governed termination |
| US6407576B1 (en) | 1999-03-04 | 2002-06-18 | Altera Corporation | Interconnection and input/output resources for programmable logic integrated circuit devices |
| US6407694B1 (en) | 2000-06-14 | 2002-06-18 | Raytheon Company | General purpose filter |
| US20020078114A1 (en) | 2000-12-14 | 2002-06-20 | Texas Instruments Incorporated | Fir decimation filter and method |
| US20020089348A1 (en) | 2000-10-02 | 2002-07-11 | Martin Langhammer | Programmable logic integrated circuit devices including dedicated processor components |
| US6427157B1 (en) | 1998-07-31 | 2002-07-30 | Texas Instruments Incorporated | Fir filter structure with time- varying coefficients and filtering method for digital data scaling |
| US6434587B1 (en) | 1999-06-14 | 2002-08-13 | Intel Corporation | Fast 16-B early termination implementation for 32-B multiply-accumulate unit |
| US6438570B1 (en) | 1999-07-21 | 2002-08-20 | Xilinx, Inc. | FPGA implemented bit-serial multiplier and infinite impulse response |
| US6438569B1 (en) | 1999-09-20 | 2002-08-20 | Pmc-Sierra, Inc. | Sums of production datapath |
| US20020116434A1 (en) | 2000-12-27 | 2002-08-22 | Nancekievill Alexander Edward | Apparatus and method for performing multiplication operations |
| US6446107B1 (en) | 1998-06-19 | 2002-09-03 | Stmicroelectronics Limited | Circuitry for performing operations on binary numbers |
| JP2002251281A (en) | 2001-02-23 | 2002-09-06 | Nec Kofu Ltd | Floating point multiplier |
| US20020129073A1 (en)* | 2001-03-08 | 2002-09-12 | Joel Page | Signal processing integrated circuit |
| US6453382B1 (en) | 1998-11-05 | 2002-09-17 | Altera Corporation | Content addressable memory encoded outputs |
| US6467017B1 (en) | 1998-06-23 | 2002-10-15 | Altera Corporation | Programmable logic device having embedded dual-port random access memory configurable as single-port memory |
| US6480980B2 (en) | 1999-03-10 | 2002-11-12 | Nec Electronics, Inc. | Combinational test pattern generation method and apparatus |
| US6483343B1 (en) | 2000-12-29 | 2002-11-19 | Quicklogic Corporation | Configurable computational unit embedded in a programmable device |
| US6487575B1 (en) | 1998-08-31 | 2002-11-26 | Advanced Micro Devices, Inc. | Early completion of iterative division |
| US6523057B1 (en) | 1998-05-08 | 2003-02-18 | Stmicroelectronics S.R.L. | High-speed digital accumulator with wide dynamic range |
| US6523055B1 (en) | 1999-01-20 | 2003-02-18 | Lsi Logic Corporation | Circuit and method for multiplying and accumulating the sum of two products in a single cycle |
| US6538470B1 (en) | 2000-09-18 | 2003-03-25 | Altera Corporation | Devices and methods with programmable logic and digital signal processing regions |
| US6542000B1 (en) | 1999-07-30 | 2003-04-01 | Iowa State University Research Foundation, Inc. | Nonvolatile programmable logic devices |
| US6556044B2 (en) | 2001-09-18 | 2003-04-29 | Altera Corporation | Programmable logic device including multipliers and configurations thereof to reduce resource utilization |
| US6557092B1 (en) | 1999-03-29 | 2003-04-29 | Greg S. Callen | Programmable ALU |
| US20030088757A1 (en) | 2001-05-02 | 2003-05-08 | Joshua Lindner | Efficient high performance data operation element for use in a reconfigurable logic environment |
| US6571268B1 (en) | 1998-10-06 | 2003-05-27 | Texas Instruments Incorporated | Multiplier accumulator circuits |
| US6574762B1 (en) | 2000-03-31 | 2003-06-03 | Lsi Logic Corporation | Use of a scan chain for configuration of BIST unit operation |
| EP0909028B1 (en) | 1997-09-16 | 2003-07-02 | Tektronix, Inc. | Fir filter for programmable decimation |
| US6591283B1 (en) | 1998-12-24 | 2003-07-08 | Stmicroelectronics N.V. | Efficient interpolator for high speed timing recovery |
| US6600495B1 (en) | 2000-01-10 | 2003-07-29 | Koninklijke Philips Electronics N.V. | Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter |
| US6600788B1 (en) | 1999-09-10 | 2003-07-29 | Xilinx, Inc. | Narrow-band filter including sigma-delta modulator implemented in a programmable logic device |
| US6628140B2 (en) | 2000-09-18 | 2003-09-30 | Altera Corporation | Programmable logic devices with function-specific blocks |
| US6687722B1 (en) | 2000-03-16 | 2004-02-03 | Agere Systems, Inc. | High-speed/low power finite impulse response filter |
| US6692534B1 (en) | 1999-09-08 | 2004-02-17 | Sun Microsystems, Inc. | Specialized booth decoding apparatus |
| US6700581B2 (en) | 2002-03-01 | 2004-03-02 | 3D Labs Inc., Ltd. | In-circuit test using scan chains |
| US20040064770A1 (en) | 2002-09-30 | 2004-04-01 | Xin Weizhuang (Wayne) | Programmable state machine of an integrated circuit |
| US6725441B1 (en) | 2000-03-22 | 2004-04-20 | Xilinx, Inc. | Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices |
| US20040083412A1 (en) | 2002-10-25 | 2004-04-29 | International Business Machines Corporation | Testing logic and embedded memory in parallel |
| US6732134B1 (en) | 2000-09-11 | 2004-05-04 | Apple Computer, Inc. | Handler for floating-point denormalized numbers |
| US6731133B1 (en) | 2000-09-02 | 2004-05-04 | Actel Corporation | Routing structures for a tileable field-programmable gate array architecture |
| US20040103133A1 (en) | 2002-11-27 | 2004-05-27 | Spectrum Signal Processing Inc. | Decimating filter |
| US6745254B2 (en) | 1999-03-30 | 2004-06-01 | Siemens Energy & Automation, Inc. | Programmable logic controller method, system and apparatus |
| US20040122882A1 (en) | 2002-04-11 | 2004-06-24 | Yuriy Zakharov | Equation solving |
| US6763367B2 (en) | 2000-12-11 | 2004-07-13 | International Business Machines Corporation | Pre-reduction technique within a multiplier/accumulator architecture |
| US20040148321A1 (en) | 2002-11-06 | 2004-07-29 | Nokia Corporation | Method and system for performing calculation operations and a device |
| US6774669B1 (en) | 2002-12-30 | 2004-08-10 | Actel Corporation | Field programmable gate array freeway architecture |
| US6781410B2 (en) | 1996-09-04 | 2004-08-24 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus architecture |
| US6781408B1 (en) | 2002-04-24 | 2004-08-24 | Altera Corporation | Programmable logic device with routing channels |
| US20040172439A1 (en) | 2002-12-06 | 2004-09-02 | The Research Foundation Of State University Of New York | Unified multiplier triple-expansion scheme and extra regular compact low-power implementations with borrow parallel counter circuits |
| US6788104B2 (en) | 2001-06-29 | 2004-09-07 | Stmicroelectronics Pvt. Ltd. | Field programmable logic device with efficient memory utilization |
| US20040178818A1 (en) | 2002-06-10 | 2004-09-16 | Xilinx, Inc. | Programmable logic device having heterogeneous programmable logic blocks |
| US20040193981A1 (en) | 2003-03-31 | 2004-09-30 | Iain Clark | On-chip scan clock generator for asic testing |
| US6801924B1 (en) | 1999-08-19 | 2004-10-05 | National Semiconductor Corporation | Formatting denormal numbers for processing in a pipelined floating point unit |
| US6801925B2 (en) | 2000-12-29 | 2004-10-05 | Lsi Logic Corporation | Bit reduction using dither, rounding and error feedback |
| US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
| US20040267857A1 (en) | 2003-06-30 | 2004-12-30 | Abel James C. | SIMD integer multiply high with round and shift |
| US20040267863A1 (en) | 1999-12-23 | 2004-12-30 | Bharat Bhushan | Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic |
| EP1220108A3 (en) | 2000-10-26 | 2005-01-12 | Cypress Semiconductor Corporation | Programmable circuit |
| US20050038842A1 (en) | 2000-06-20 | 2005-02-17 | Stoye Robert William | Processor for FIR filtering |
| US6874079B2 (en) | 2001-07-25 | 2005-03-29 | Quicksilver Technology | Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks |
| US6889238B2 (en) | 2001-06-25 | 2005-05-03 | Lockheed Martin Corporation | Parallel decimator adaptive filter and method for all-rate gigabit-per-second modems |
| US20050144212A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Programmable logic device with cascading DSP slices |
| US20050144215A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Applications of cascading DSP slices |
| US20050144216A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Arithmetic circuit with multiplexed addend inputs |
| US20050166038A1 (en) | 2002-04-10 | 2005-07-28 | Albert Wang | High-performance hybrid processor with configurable execution units |
| US6924663B2 (en) | 2001-12-28 | 2005-08-02 | Fujitsu Limited | Programmable logic device with ferroelectric configuration memories |
| US20050187997A1 (en) | 2004-02-20 | 2005-08-25 | Leon Zheng | Flexible accumulator in digital signal processing circuitry |
| US20050187999A1 (en) | 2004-02-20 | 2005-08-25 | Altera Corporation | Saturation and rounding in multiply-accumulate blocks |
| US6963890B2 (en) | 2001-05-31 | 2005-11-08 | Koninklijke Philips Electronics N.V. | Reconfigurable digital filter having multiple filtering modes |
| US20050262175A1 (en) | 2004-05-18 | 2005-11-24 | Yukinobu Iino | Trigonometric wave generation circuit using series expansion |
| US6971083B1 (en) | 2002-11-13 | 2005-11-29 | Altera Corporation | Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions |
| US6978287B1 (en) | 2001-04-04 | 2005-12-20 | Altera Corporation | DSP processor architecture with write datapath word conditioning and analysis |
| EP0992885B1 (en) | 1998-10-06 | 2005-12-28 | Texas Instruments Incorporated | Multiplier accumulator circuits |
| US6983300B2 (en) | 2000-08-01 | 2006-01-03 | Stmicroelectronics S.A. | Arithmetic unit |
| US20060020655A1 (en) | 2004-06-29 | 2006-01-26 | The Research Foundation Of State University Of New York | Library of low-cost low-power and high-performance multipliers |
| US20060059215A1 (en) | 2001-12-20 | 2006-03-16 | Koushik Maharatna | Cordic unit |
| US7020673B2 (en) | 2001-01-19 | 2006-03-28 | Sony Corporation | Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system |
| US7047272B2 (en) | 1998-10-06 | 2006-05-16 | Texas Instruments Incorporated | Rounding mechanisms in processors |
| US7062526B1 (en) | 2000-02-18 | 2006-06-13 | Texas Instruments Incorporated | Microprocessor with rounding multiply instructions |
| US7093204B2 (en) | 2003-04-04 | 2006-08-15 | Synplicity, Inc. | Method and apparatus for automated synthesis of multi-channel circuits |
| US7107305B2 (en) | 2001-10-05 | 2006-09-12 | Intel Corporation | Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions |
| US7181484B2 (en) | 2001-02-21 | 2007-02-20 | Mips Technologies, Inc. | Extended-precision accumulation of multiplier output |
| US20070083585A1 (en) | 2005-07-25 | 2007-04-12 | Elliptic Semiconductor Inc. | Karatsuba based multiplier and method |
| US20070124352A1 (en) | 2004-01-28 | 2007-05-31 | Wittig Karl R | Efficiency implementation of the cordic algorithm fro complex phase rotation |
| US20070185951A1 (en) | 2006-02-09 | 2007-08-09 | Altera Corporation | Specialized processing block for programmable logic device |
| US20070185952A1 (en) | 2006-02-09 | 2007-08-09 | Altera Corporation | Specialized processing block for programmable logic device |
| US20070241773A1 (en) | 2005-03-15 | 2007-10-18 | Brad Hutchings | Hybrid logic/interconnect circuit in a configurable ic |
| US7313585B2 (en) | 2003-08-30 | 2007-12-25 | Hewlett-Packard Development Company, L.P. | Multiplier circuit |
| US20080133627A1 (en) | 2006-12-05 | 2008-06-05 | Altera Corporation | Large multiplier for programmable logic device |
| US7395298B2 (en) | 1995-08-31 | 2008-07-01 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed data |
| US7401109B2 (en) | 2002-08-06 | 2008-07-15 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Multiplication of multi-precision numbers having a size of a power of two |
| US20080183783A1 (en) | 2007-01-29 | 2008-07-31 | Matthew Ray Tubbs | Method and Apparatus for Generating Trigonometric Results |
| US7409417B2 (en) | 2004-05-24 | 2008-08-05 | Broadcom Corporation | Polyphase filter with optimized silicon area |
| US7415542B2 (en) | 2004-06-18 | 2008-08-19 | Analog Devices, Inc. | Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements |
| US7421465B1 (en) | 2004-06-30 | 2008-09-02 | Sun Microsystems, Inc. | Arithmetic early bypass |
| US7428566B2 (en) | 2004-11-10 | 2008-09-23 | Nvidia Corporation | Multipurpose functional unit with multiply-add and format conversion pipeline |
| US7428565B2 (en) | 2003-07-25 | 2008-09-23 | Rohm Co., Ltd. | Logical operation circuit and logical operation device |
| US7430578B2 (en) | 2001-10-29 | 2008-09-30 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed byte data |
| US7430656B2 (en) | 2002-12-31 | 2008-09-30 | Intel Corporation | System and method of converting data formats and communicating between execution units |
| US7447310B2 (en) | 2002-08-06 | 2008-11-04 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Lean multiplication of multi-precision numbers over GF(2m) |
| US7508936B2 (en) | 2002-05-01 | 2009-03-24 | Sun Microsystems, Inc. | Hardware accelerator for elliptic curve cryptography |
| US7536430B2 (en) | 2002-11-06 | 2009-05-19 | Nokia Corporation | Method and system for performing calculation operations and a device |
| US20090172052A1 (en) | 2007-12-28 | 2009-07-02 | L3 Communications Integrated Systems L.P. | Tiled architecture for stationary-method iterative linear solvers |
| US20090187615A1 (en) | 2005-12-16 | 2009-07-23 | Matsushita Electric Industrial Co., Ltd. | Digital filter |
| US7590676B1 (en) | 2005-09-27 | 2009-09-15 | Altera Corporation | Programmable logic device with specialized multiplier blocks |
| JP4332036B2 (en) | 2004-01-08 | 2009-09-16 | 新日本製鐵株式会社 | Steel plate corner breakage detection apparatus and corner breakage detection method |
| US20090300088A1 (en) | 2008-05-29 | 2009-12-03 | Harris Corporation | Sine/cosine generator |
| US7646430B2 (en) | 2003-10-28 | 2010-01-12 | Samsung Electronics Co., Ltd. | Display system having improved multiple modes for displaying image data from multiple input source formats |
| US7668896B2 (en) | 2004-11-30 | 2010-02-23 | Arm Limited | Data processing apparatus and method for performing floating point multiplication |
| US20100098189A1 (en) | 2008-01-22 | 2010-04-22 | Kengo Oketani | Transmitter and receiver for a wireless access system, transmission method and reception method of the wireless access system, and a program for same |
| US7719446B2 (en) | 2007-11-16 | 2010-05-18 | Teradyne, Inc. | Method and apparatus for computing interpolation factors in sample rate conversion systems |
| US7769797B2 (en) | 2004-01-20 | 2010-08-03 | Samsung Electronics Co., Ltd. | Apparatus and method of multiplication using a plurality of identical partial multiplication modules |
| EP1031934B1 (en) | 1999-02-26 | 2011-10-05 | Texas Instruments Incorporated | Method and apparatus for dot product calculation |
| JP5134851B2 (en) | 2007-04-10 | 2013-01-30 | 清峰金属工業株式会社 | Method for continuous casting of copper and copper alloys |
- 2010
- 2010-03-04USUS12/717,212patent/US8484265B1/ennot_activeExpired - Fee Related
Patent Citations (360)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3473160A (en) | 1966-10-10 | 1969-10-14 | Stanford Research Inst | Electronically controlled microelectronic cellular logic array |
| US4215406A (en) | 1972-08-22 | 1980-07-29 | Westinghouse Electric Corp. | Digital computer monitored and/or operated system or process which is structured for operation with an improved automatic programming process and system |
| US4215407A (en) | 1972-08-22 | 1980-07-29 | Westinghouse Electric Corp. | Combined file and directory system for a process control digital computer system |
| US3896299A (en) | 1974-05-28 | 1975-07-22 | Rockwell International Corp | Trigonometric analog-to-digital conversion apparatus |
| US4179746A (en) | 1976-07-19 | 1979-12-18 | Texas Instruments Incorporated | Digital processor system with conditional carry and status function in arithmetic unit |
| US4156927A (en) | 1976-08-11 | 1979-05-29 | Texas Instruments Incorporated | Digital processor system with direct access memory |
| US4212076A (en) | 1976-09-24 | 1980-07-08 | Giddings & Lewis, Inc. | Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former |
| US4484259A (en) | 1980-02-13 | 1984-11-20 | Intel Corporation | Fraction bus for use in a numeric data processor |
| US4422155A (en) | 1981-04-01 | 1983-12-20 | American Microsystems, Inc. | Multiplier/adder circuit |
| US4521907A (en) | 1982-05-25 | 1985-06-04 | American Microsystems, Incorporated | Multiplier/adder circuit |
| US4597053A (en) | 1983-07-01 | 1986-06-24 | Codex Corporation | Two-pass multiplier/accumulator circuit |
| US4616330A (en) | 1983-08-25 | 1986-10-07 | Honeywell Inc. | Pipelined multiply-accumulate unit |
| EP0158430B1 (en) | 1984-03-07 | 1991-05-15 | Westinghouse Electric Corporation | Programming controller having automatic contact line solving |
| US4623961A (en) | 1984-03-07 | 1986-11-18 | Westinghouse Electric Corp. | Programmable controller having automatic contact line solving |
| USRE34363E (en) | 1984-03-12 | 1993-08-31 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
| US4575812A (en) | 1984-05-31 | 1986-03-11 | Motorola, Inc. | X×Y Bit array multiplier/accumulator circuit |
| US4736335A (en) | 1984-11-13 | 1988-04-05 | Zoran Corporation | Multiplier-accumulator circuit using latched sums and carries |
| US4727508A (en) | 1984-12-14 | 1988-02-23 | Motorola, Inc. | Circuit for adding and/or subtracting numbers in logarithmic representation |
| US4682302A (en) | 1984-12-14 | 1987-07-21 | Motorola, Inc. | Logarithmic arithmetic logic unit |
| US4718057A (en) | 1985-08-30 | 1988-01-05 | Advanced Micro Devices, Inc. | Streamlined digital signal processor |
| US4791590A (en) | 1985-11-19 | 1988-12-13 | Cornell Research Foundation, Inc. | High performance signal processor |
| US4823295A (en) | 1986-11-10 | 1989-04-18 | Harris Corp. | High speed signal processor |
| US4918637A (en) | 1987-01-13 | 1990-04-17 | Hewlett-Packard Company | Multichannel decimation/interpolation filter |
| US4799004A (en) | 1987-01-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Transfer circuit for operation test of LSI systems |
| US4839847A (en) | 1987-04-14 | 1989-06-13 | Harris Corp. | N-clock, n-bit-serial multiplier |
| US4982354A (en) | 1987-05-28 | 1991-01-01 | Mitsubishi Denki Kabushiki Kaisha | Digital finite impulse response filter and method |
| US4994997A (en) | 1987-09-25 | 1991-02-19 | U.S. Philips Corporation | Pipeline-type serial multiplier circuit |
| US5081604A (en) | 1987-12-02 | 1992-01-14 | Victor Company Of Japan, Ltd. | Finite impulse response (fir) filter using a plurality of cascaded digital signal processors (dsps) |
| US4871930A (en) | 1988-05-05 | 1989-10-03 | Altera Corporation | Programmable logic device with array blocks connected via programmable interconnect |
| US4967160A (en) | 1988-06-24 | 1990-10-30 | Thomson-Csf | Frequency multiplier with programmable order of multiplication |
| US5452231A (en) | 1988-10-05 | 1995-09-19 | Quickturn Design Systems, Inc. | Hierarchically connected reconfigurable logic assembly |
| US5073863A (en) | 1988-12-07 | 1991-12-17 | Apt Instruments Corp. | Truth value converter |
| US4912345A (en) | 1988-12-29 | 1990-03-27 | Sgs-Thomson Microelectronics, Inc. | Programmable summing functions for programmable logic devices |
| EP0380456B1 (en) | 1989-01-25 | 1996-06-05 | STMicroelectronics S.r.l. | Field programmable logic and analogic integrated circuit |
| US5550993A (en) | 1989-05-04 | 1996-08-27 | Texas Instruments Incorporated | Data processor with sets of two registers where both registers receive identical information and when context changes in one register the other register remains unchanged |
| EP0411491B1 (en) | 1989-08-02 | 1999-03-03 | Cyrix Corporation | Method and apparatus for performing division using a rectangular aspect ratio multiplier |
| US5128559A (en) | 1989-09-29 | 1992-07-07 | Sgs-Thomson Microelectronics, Inc. | Logic block for programmable logic devices |
| US4991010A (en) | 1989-11-13 | 1991-02-05 | Eastman Kodak Company | Dual-mode image interpolation filter operable in a first mode for storing interpolation coefficients and in a second mode for effecting television standards conversion at a pixel rate |
| US5465226A (en) | 1990-03-20 | 1995-11-07 | Fujitsu Limited | High speed digital parallel multiplier |
| US5523963A (en) | 1990-05-10 | 1996-06-04 | Xilinx, Inc. | Logic structure and circuit for fast carry |
| US5267187A (en) | 1990-05-10 | 1993-11-30 | Xilinx Inc | Logic structure and circuit for fast carry |
| EP0461798B1 (en) | 1990-06-14 | 1997-08-13 | Advanced Micro Devices, Inc. | Configurable interconnect structure |
| US5768613A (en) | 1990-07-06 | 1998-06-16 | Advanced Micro Devices, Inc. | Computing apparatus configured for partitioned processing |
| US5175702A (en) | 1990-07-18 | 1992-12-29 | International Business Machines Corporation | Digital signal processor architecture with plural multiply/accumulate devices |
| EP0498066A2 (en) | 1991-02-08 | 1992-08-12 | Hitachi, Ltd. | Programmable logic controller |
| US5122685A (en) | 1991-03-06 | 1992-06-16 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
| US5296759A (en) | 1991-08-29 | 1994-03-22 | National Semiconductor Corporation | Diagonal wiring between abutting logic cells in a configurable logic array |
| US5371422A (en) | 1991-09-03 | 1994-12-06 | Altera Corporation | Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements |
| US5812479A (en) | 1991-09-03 | 1998-09-22 | Altera Corporation | Programmable logic array integrated circuits |
| US5338983A (en) | 1991-10-28 | 1994-08-16 | Texas Instruments Incorporated | Application specific exclusive of based logic module architecture for FPGAs |
| US5208491A (en) | 1992-01-07 | 1993-05-04 | Washington Research Foundation | Field programmable gate array |
| US5465375A (en) | 1992-01-14 | 1995-11-07 | France Telecom | Multiprocessor system with cascaded modules combining processors through a programmable logic cell array |
| US5375079A (en) | 1992-02-03 | 1994-12-20 | Mitsubishi Denki Kabushiki Kaisha | Arithmetical unit including accumulating operation |
| EP0555092B1 (en) | 1992-02-07 | 1997-05-14 | Questech Limited | Improvements in and relating to digital filters |
| US5631848A (en) | 1992-02-22 | 1997-05-20 | Texas Instruments | System decoder circuit and method of operation |
| US5636150A (en) | 1992-08-06 | 1997-06-03 | Sharp Kabushiki Kaisha | Data driven type digital filter unit and data driven type information processor including the same |
| US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
| US5357152A (en) | 1992-11-10 | 1994-10-18 | Infinite Technology Corporation | Logic system of logic networks with programmable selected functions and programmable operational controls |
| EP0606653A1 (en) | 1993-01-04 | 1994-07-20 | Texas Instruments Incorporated | Field programmable distributed processing memory |
| US5339263A (en) | 1993-01-28 | 1994-08-16 | Rockwell International Corporation | Combined decimation/interpolation filter for ADC and DAC |
| US5424589A (en) | 1993-02-12 | 1995-06-13 | The Board Of Trustees Of The Leland Stanford Junior University | Electrically programmable inter-chip interconnect architecture |
| US5483178A (en) | 1993-03-29 | 1996-01-09 | Altera Corporation | Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers |
| US5452375A (en) | 1993-05-24 | 1995-09-19 | Sagem S.A. | Digital image processing circuitry |
| US5500828A (en) | 1993-05-28 | 1996-03-19 | Texas Instruments Incorporated | Apparatus, system and methods for distributed signal processing |
| US5381357A (en) | 1993-05-28 | 1995-01-10 | Grumman Corporation | Complex adaptive fir filter |
| US5528550A (en) | 1993-05-28 | 1996-06-18 | Texas Instruments Incorporated | Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit |
| US5500812A (en) | 1993-06-14 | 1996-03-19 | Matsushita Electric Industrial Co., Ltd. | Multiplication circuit having rounding function |
| US5537601A (en) | 1993-07-21 | 1996-07-16 | Hitachi, Ltd. | Programmable digital signal processor for performing a plurality of signal processings |
| US5594912A (en) | 1993-08-09 | 1997-01-14 | Siemens Aktiengesellschaft | Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based on the contents of the multiplication register |
| US5457644A (en) | 1993-08-20 | 1995-10-10 | Actel Corporation | Field programmable digital signal processing array integrated circuit |
| US5546018A (en) | 1993-09-02 | 1996-08-13 | Xilinx, Inc. | Fast carry structure with synchronous input |
| US5349250A (en) | 1993-09-02 | 1994-09-20 | Xilinx, Inc. | Logic structure and circuit for fast carry |
| US5740404A (en) | 1993-09-27 | 1998-04-14 | Hitachi America Limited | Digital signal processor with on-chip select decoder and wait state generator |
| US5404324A (en) | 1993-11-01 | 1995-04-04 | Hewlett-Packard Company | Methods and apparatus for performing division and square root computations in a computer |
| GB2283602B (en) | 1993-11-04 | 1998-03-04 | Altera Corp | Implementation of redundancy on a programmable logic device |
| EP0660227B1 (en) | 1993-11-30 | 2002-05-02 | Texas Instruments Incorporated | Three input arithmetic logic unit forming the sum of a first and a second boolean combination of the inputs |
| US5961635A (en) | 1993-11-30 | 1999-10-05 | Texas Instruments Incorporated | Three input arithmetic logic unit with barrel rotator and mask generator |
| US5640578A (en) | 1993-11-30 | 1997-06-17 | Texas Instruments Incorporated | Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section |
| US5590350A (en) | 1993-11-30 | 1996-12-31 | Texas Instruments Incorporated | Three input arithmetic logic unit with mask generator |
| US6098163A (en) | 1993-11-30 | 2000-08-01 | Texas Instruments Incorporated | Three input arithmetic logic unit with shifter |
| US5446651A (en) | 1993-11-30 | 1995-08-29 | Texas Instruments Incorporated | Split multiply operation |
| US5596763A (en) | 1993-11-30 | 1997-01-21 | Texas Instruments Incorporated | Three input arithmetic logic unit forming mixed arithmetic and boolean combinations |
| US5805913A (en) | 1993-11-30 | 1998-09-08 | Texas Instruments Incorporated | Arithmetic logic unit with conditional register source selection |
| EP0657803B1 (en) | 1993-11-30 | 2002-05-02 | Texas Instruments Incorporated | Three input arithmetic logic unit |
| US5995748A (en) | 1993-11-30 | 1999-11-30 | Texas Instruments Incorporated | Three input arithmetic logic unit with shifter and/or mask generator |
| US5960193A (en) | 1993-11-30 | 1999-09-28 | Texas Instruments Incorporated | Apparatus and system for sum of plural absolute differences |
| US5644522A (en) | 1993-11-30 | 1997-07-01 | Texas Instruments Incorporated | Method, apparatus and system for multiply rounding using redundant coded multiply result |
| US5959871A (en) | 1993-12-23 | 1999-09-28 | Analogix/Portland State University | Programmable analog array circuit |
| US5563526A (en) | 1994-01-03 | 1996-10-08 | Texas Instruments Incorporated | Programmable mixed-mode integrated circuit architecture |
| US5951673A (en) | 1994-01-25 | 1999-09-14 | Yamaha Corporation | Digital signal processing device capable of selectively imparting effects to input data |
| EP0668659A2 (en) | 1994-02-17 | 1995-08-23 | Pilkington Germany (no. 2) Limited | Reconfigurable ASIC |
| GB2286737A (en) | 1994-02-17 | 1995-08-23 | Pilkington Germany No 2 Ltd | ASIC with multiple internal reconfiguration stores |
| US5451948A (en) | 1994-02-28 | 1995-09-19 | Cubic Communications, Inc. | Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing |
| US6052755A (en) | 1994-03-28 | 2000-04-18 | Altera Corporation | Programming circuits and techniques for programmable logic |
| US5563819A (en) | 1994-03-31 | 1996-10-08 | Cirrus Logic, Inc. | Fast high precision discrete-time analog finite impulse response filter |
| US5541864A (en) | 1994-04-26 | 1996-07-30 | Crystal Semiconductor | Arithmetic-free digital interpolation filter architecture |
| US5594366A (en) | 1994-05-04 | 1997-01-14 | Atmel Corporation | Programmable logic device with regional and universal signal routing |
| US5655069A (en) | 1994-07-29 | 1997-08-05 | Fujitsu Limited | Apparatus having a plurality of programmable logic processing units for self-repair |
| US5794067A (en) | 1994-10-03 | 1998-08-11 | Ricoh Company, Ltd. | Digital signal processing device |
| US5652903A (en) | 1994-11-01 | 1997-07-29 | Motorola, Inc. | DSP co-processor for use on an integrated circuit that performs multiple communication tasks |
| US5872380A (en) | 1994-11-02 | 1999-02-16 | Lsi Logic Corporation | Hexagonal sense cell architecture |
| US5606266A (en) | 1994-11-04 | 1997-02-25 | Altera Corporation | Programmable logic array integrated circuits with enhanced output routing |
| US5664192A (en) | 1994-12-14 | 1997-09-02 | Motorola, Inc. | Method and system for accumulating values in a computing device |
| US5963048A (en) | 1994-12-23 | 1999-10-05 | Xilinx, Inc. | Method for programming complex PLD having more than one function block type |
| US5636368A (en) | 1994-12-23 | 1997-06-03 | Xilinx, Inc. | Method for programming complex PLD having more than one function block type |
| EP0721159A1 (en) | 1995-01-03 | 1996-07-10 | Texas Instruments Incorporated | Multiple-input binary adder |
| US5801546A (en) | 1995-01-04 | 1998-09-01 | Xilinx, Inc. | Interconnect architecture for field programmable gate array using variable length conductors |
| US5646875A (en) | 1995-02-27 | 1997-07-08 | International Business Machines Corporation | Denormalization system and method of operation |
| US5633601A (en) | 1995-03-10 | 1997-05-27 | Texas Instruments Incorporated | Field programmable gate array logic module configurable as combinational or sequential circuits |
| US5570040A (en) | 1995-03-22 | 1996-10-29 | Altera Corporation | Programmable logic array integrated circuit incorporating a first-in first-out memory |
| US5572148A (en) | 1995-03-22 | 1996-11-05 | Altera Corporation | Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory |
| US5696708A (en) | 1995-03-30 | 1997-12-09 | Crystal Semiconductor | Digital filter with decimated frequency response |
| US5644519A (en) | 1995-04-07 | 1997-07-01 | Motorola, Inc. | Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range |
| US5689195A (en) | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
| US5808926A (en) | 1995-06-01 | 1998-09-15 | Sun Microsystems, Inc. | Floating point addition methods and apparatus |
| US5771186A (en) | 1995-06-07 | 1998-06-23 | International Business Machines | System and method for multiplying in a data processing system |
| US5790446A (en) | 1995-07-05 | 1998-08-04 | Sun Microsystems, Inc. | Floating point multiplier with reduced critical paths using delay matching techniques |
| US5570039A (en) | 1995-07-27 | 1996-10-29 | Lucent Technologies Inc. | Programmable function unit as parallel multiplier cell |
| US5559450A (en) | 1995-07-27 | 1996-09-24 | Lucent Technologies Inc. | Field programmable gate array with multi-port RAM |
| US5581501A (en) | 1995-08-17 | 1996-12-03 | Altera Corporation | Nonvolatile SRAM cells and cell arrays |
| US5646545A (en) | 1995-08-18 | 1997-07-08 | Xilinx, Inc. | Time multiplexed programmable logic device |
| US5978260A (en) | 1995-08-18 | 1999-11-02 | Xilinx, Inc. | Method of time multiplexing a programmable logic device |
| US5761483A (en) | 1995-08-18 | 1998-06-02 | Xilinx, Inc. | Optimizing and operating a time multiplexed programmable logic device |
| US5859878A (en) | 1995-08-31 | 1999-01-12 | Northrop Grumman Corporation | Common receive module for a programmable digital radio |
| US7395298B2 (en) | 1995-08-31 | 2008-07-01 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed data |
| US6072994A (en) | 1995-08-31 | 2000-06-06 | Northrop Grumman Corporation | Digitally programmable multifunction radio system architecture |
| US5847978A (en) | 1995-09-29 | 1998-12-08 | Matsushita Electric Industrial Co., Ltd. | Processor and control method for performing proper saturation operation |
| US5729495A (en) | 1995-09-29 | 1998-03-17 | Altera Corporation | Dynamic nonvolatile memory cell |
| US5648732A (en) | 1995-10-04 | 1997-07-15 | Xilinx, Inc. | Field programmable pipeline array |
| US5744991A (en) | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
| US5617058A (en) | 1995-11-13 | 1997-04-01 | Apogee Technology, Inc. | Digital signal processing for linearization of small input signals to a tri-state power switch |
| US5894228A (en) | 1996-01-10 | 1999-04-13 | Altera Corporation | Tristate structures for programmable logic devices |
| US20020002573A1 (en) | 1996-01-22 | 2002-01-03 | Infinite Technology Corporation. | Processor with reconfigurable arithmetic data path |
| US5898602A (en) | 1996-01-25 | 1999-04-27 | Xilinx, Inc. | Carry chain circuit with flexible carry function for implementing arithmetic and logical functions |
| US5754459A (en) | 1996-02-08 | 1998-05-19 | Xilinx, Inc. | Multiplier circuit design for a programmable logic device |
| US5744980A (en) | 1996-02-16 | 1998-04-28 | Actel Corporation | Flexible, high-performance static RAM architecture for field-programmable gate arrays |
| US5764555A (en) | 1996-03-13 | 1998-06-09 | International Business Machines Corporation | Method and system of rounding for division or square root: eliminating remainder calculation |
| US6005806A (en) | 1996-03-14 | 1999-12-21 | Altera Corporation | Nonvolatile configuration cells and cell arrays |
| US5777912A (en) | 1996-03-28 | 1998-07-07 | Crystal Semiconductor Corporation | Linear phase finite impulse response filter with pre-addition |
| US5869979A (en) | 1996-04-05 | 1999-02-09 | Altera Corporation | Technique for preconditioning I/Os during reconfiguration |
| US5986465A (en) | 1996-04-09 | 1999-11-16 | Altera Corporation | Programmable logic integrated circuit architecture incorporating a global shareable expander |
| US5949710A (en) | 1996-04-10 | 1999-09-07 | Altera Corporation | Programmable interconnect junction |
| US5784636A (en) | 1996-05-28 | 1998-07-21 | National Semiconductor Corporation | Reconfigurable computer architecture for use in signal processing applications |
| US5956265A (en) | 1996-06-07 | 1999-09-21 | Lewis; James M. | Boolean digital multiplier |
| US6130554A (en) | 1996-06-21 | 2000-10-10 | Quicklogic Corporation | Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures |
| US5880981A (en) | 1996-08-12 | 1999-03-09 | Hitachi America, Ltd. | Method and apparatus for reducing the power consumption in a programmable digital signal processor |
| US6031763A (en) | 1996-08-16 | 2000-02-29 | Altera Corporation | Evaluation of memory cell characteristics |
| US5838165A (en) | 1996-08-21 | 1998-11-17 | Chatter; Mukesh | High performance self modifying on-the-fly alterable logic FPGA, architecture and method |
| US6781410B2 (en) | 1996-09-04 | 2004-08-24 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus architecture |
| EP0927393B1 (en) | 1996-09-23 | 2001-10-17 | ARM Limited | Digital signal processing integrated circuit architecture |
| US5825202A (en) | 1996-09-26 | 1998-10-20 | Xilinx, Inc. | Integrated circuit with field programmable and application specific logic areas |
| US5805477A (en) | 1996-09-26 | 1998-09-08 | Hewlett-Packard Company | Arithmetic cell for field programmable devices |
| GB2318198B (en) | 1996-10-10 | 2000-10-25 | Altera Corp | Architectures for programmable logic devices |
| US6327605B2 (en) | 1996-10-16 | 2001-12-04 | Hitachi, Ltd. | Data processor and data processing system |
| US5942914A (en) | 1996-10-25 | 1999-08-24 | Altera Corporation | PLD with split multiplexed inputs from global conductors |
| US5892962A (en) | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
| US6018755A (en) | 1996-11-14 | 2000-01-25 | Altocom, Inc. | Efficient implementation of an FIR filter on a general purpose processor |
| US5812562A (en) | 1996-11-15 | 1998-09-22 | Samsung Electronics Company, Ltd. | Low cost emulation scheme implemented via clock control using JTAG controller in a scan environment |
| US6009451A (en) | 1996-11-22 | 1999-12-28 | Lucent Technologies Inc. | Method for generating barrel shifter result flags directly from input data |
| US5815422A (en) | 1997-01-24 | 1998-09-29 | Vlsi Technology, Inc. | Computer-implemented multiplication with shifting of pattern-product partials |
| US5841684A (en) | 1997-01-24 | 1998-11-24 | Vlsi Technology, Inc. | Method and apparatus for computer implemented constant multiplication with multipliers having repeated patterns including shifting of replicas and patterns having at least two digit positions with non-zero values |
| US5821776A (en) | 1997-01-31 | 1998-10-13 | Actel Corporation | Field programmable gate array with mask programmed analog function circuits |
| US5999015A (en) | 1997-02-20 | 1999-12-07 | Altera Corporation | Logic region resources for programmable logic devices |
| US5982195A (en) | 1997-02-20 | 1999-11-09 | Altera Corporation | Programmable logic device architectures |
| US6064614A (en) | 1997-02-25 | 2000-05-16 | Lucent Technologies | Finite impulse response filter |
| US5931898A (en) | 1997-02-25 | 1999-08-03 | Lucent Technologies Inc | Finite impulse response filter |
| US5963050A (en) | 1997-02-26 | 1999-10-05 | Xilinx, Inc. | Configurable logic element with fast feedback paths |
| US5874834A (en) | 1997-03-04 | 1999-02-23 | Xilinx, Inc. | Field programmable gate array with distributed gate-array functionality |
| US5991898A (en) | 1997-03-10 | 1999-11-23 | Mentor Graphics Corporation | Arithmetic built-in self test of multiple scan-based integrated circuits |
| US6728901B1 (en) | 1997-03-10 | 2004-04-27 | Janusz Rajski | Arithmetic built-in self-test of multiple scan-based integrated circuits |
| US6041340A (en) | 1997-03-14 | 2000-03-21 | Xilinx, Inc. | Method for configuring an FPGA for large FFTs and other vector rotation computations |
| US5991788A (en) | 1997-03-14 | 1999-11-23 | Xilinx, Inc. | Method for configuring an FPGA for large FFTs and other vector rotation computations |
| US5847579A (en) | 1997-03-20 | 1998-12-08 | Xilinx, Inc. | Programmable logic array with improved interconnect structure |
| US6020759A (en) | 1997-03-21 | 2000-02-01 | Altera Corporation | Programmable logic array device with random access memory configurable as product terms |
| US5878250A (en) | 1997-04-07 | 1999-03-02 | Altera Corporation | Circuitry for emulating asynchronous register loading functions |
| US6107820A (en) | 1997-05-23 | 2000-08-22 | Altera Corporation | Redundancy circuitry for programmable logic devices with interleaved input circuits |
| US6006321A (en) | 1997-06-13 | 1999-12-21 | Malleable Technologies, Inc. | Programmable logic datapath that may be used in a field programmable device |
| US6531888B2 (en) | 1997-06-13 | 2003-03-11 | Pmc-Sierra, Inc. | Programmable logic datapath that may be used in a field programmable device |
| US6351142B1 (en) | 1997-06-13 | 2002-02-26 | Pmc-Sierra, Inc. | Programmable logic datapath that may be used in a field programmable device |
| US5970254A (en) | 1997-06-27 | 1999-10-19 | Cooke; Laurence H. | Integrated processor and programmable data path chip for reconfigurable computing |
| US6085317A (en) | 1997-08-15 | 2000-07-04 | Altera Corporation | Reconfigurable computer architecture using programmable logic devices |
| US5847981A (en) | 1997-09-04 | 1998-12-08 | Motorola, Inc. | Multiply and accumulate circuit |
| EP0909028B1 (en) | 1997-09-16 | 2003-07-02 | Tektronix, Inc. | Fir filter for programmable decimation |
| US6286024B1 (en) | 1997-09-18 | 2001-09-04 | Kabushiki Kaisha Toshiba | High-efficiency multiplier and multiplying method |
| US6021423A (en) | 1997-09-26 | 2000-02-01 | Xilinx, Inc. | Method for parallel-efficient configuring an FPGA for large FFTS and other vector rotation computations |
| US5944774A (en) | 1997-09-26 | 1999-08-31 | Ericsson Inc. | Methods apparatus and computer program products for accumulating logarithmic values |
| EP0905906A2 (en) | 1997-09-26 | 1999-03-31 | Lucent Technologies Inc. | Hybrid programmable gate arrays |
| US6069487A (en) | 1997-10-14 | 2000-05-30 | Altera Corporation | Programmable logic device circuitry for improving multiplier speed and/or efficiency |
| US6052327A (en) | 1997-10-14 | 2000-04-18 | Altera Corporation | Dual-port programmable logic device variable depth and width memory array |
| US6107824A (en) | 1997-10-16 | 2000-08-22 | Altera Corporation | Circuitry and methods for internal interconnection of programmable logic devices |
| US6157210A (en) | 1997-10-16 | 2000-12-05 | Altera Corporation | Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits |
| US6029187A (en) | 1997-10-28 | 2000-02-22 | Atmel Corporation | Fast regular multiplier architecture |
| US6091765A (en) | 1997-11-03 | 2000-07-18 | Harris Corporation | Reconfigurable radio system architecture |
| US6065131A (en) | 1997-11-26 | 2000-05-16 | International Business Machines Corporation | Multi-speed DSP kernel and clock mechanism |
| US6055555A (en) | 1997-12-29 | 2000-04-25 | Intel Corporation | Interface for performing parallel arithmetic and round operations |
| US6369610B1 (en) | 1997-12-29 | 2002-04-09 | Ic Innovations Ltd. | Reconfigurable multiplier array |
| US6075381A (en) | 1998-01-21 | 2000-06-13 | Micron Electronics, Inc. | Programmable logic block in an integrated circuit |
| US6144980A (en) | 1998-01-28 | 2000-11-07 | Advanced Micro Devices, Inc. | Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication |
| US6360240B2 (en) | 1998-01-29 | 2002-03-19 | Sanyo Electric Co., Ltd. | Digital filters |
| US6279021B1 (en) | 1998-01-30 | 2001-08-21 | Sanyo Electric Co. Ltd. | Digital filters |
| US6094726A (en) | 1998-02-05 | 2000-07-25 | George S. Sheng | Digital signal processor using a reconfigurable array of macrocells |
| US6167415A (en) | 1998-02-10 | 2000-12-26 | Lucent Technologies, Inc. | Recursive digital filter with reset |
| US6175849B1 (en) | 1998-02-10 | 2001-01-16 | Lucent Technologies, Inc. | System for digital filtering in a fixed number of clock cycles |
| US6097988A (en) | 1998-02-10 | 2000-08-01 | Advanced Micro Devices, Inc. | Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic |
| US6367003B1 (en) | 1998-03-04 | 2002-04-02 | Micron Technology, Inc. | Digital signal processor having enhanced utilization of multiply accumulate (MAC) stage and method |
| US6154049A (en) | 1998-03-27 | 2000-11-28 | Xilinx, Inc. | Multiplier fabric for use in field programmable gate arrays |
| US6041339A (en) | 1998-03-27 | 2000-03-21 | Ess Technology, Inc. | Efficient decimation filtering |
| US6377970B1 (en) | 1998-03-31 | 2002-04-23 | Intel Corporation | Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry |
| US5968196A (en) | 1998-04-21 | 1999-10-19 | Atmel Corporation | Configuration control in a programmable logic device using non-volatile elements |
| US6084429A (en) | 1998-04-24 | 2000-07-04 | Xilinx, Inc. | PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays |
| US6242947B1 (en) | 1998-04-24 | 2001-06-05 | Xilinx, Inc. | PLD having a window pane architecture with segmented interconnect wiring between logic block arrays |
| US6226735B1 (en) | 1998-05-08 | 2001-05-01 | Broadcom | Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements |
| US20010029515A1 (en) | 1998-05-08 | 2001-10-11 | Mirsky Ethan A. | Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements |
| US6591357B2 (en) | 1998-05-08 | 2003-07-08 | Broadcom Corporation | Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements |
| US6523057B1 (en) | 1998-05-08 | 2003-02-18 | Stmicroelectronics S.R.L. | High-speed digital accumulator with wide dynamic range |
| US6140839A (en) | 1998-05-13 | 2000-10-31 | Kaviani; Alireza S. | Computational field programmable architecture |
| US5999990A (en) | 1998-05-18 | 1999-12-07 | Motorola, Inc. | Communicator having reconfigurable resources |
| US6066960A (en) | 1998-05-21 | 2000-05-23 | Altera Corporation | Programmable logic device having combinational logic at inputs to logic elements within logic array blocks |
| US6314442B1 (en) | 1998-06-19 | 2001-11-06 | Mitsubishi Denki Kabushiki Kaisha | Floating-point arithmetic unit which specifies a least significant bit to be incremented |
| US6446107B1 (en) | 1998-06-19 | 2002-09-03 | Stmicroelectronics Limited | Circuitry for performing operations on binary numbers |
| US6314551B1 (en) | 1998-06-22 | 2001-11-06 | Morgan Stanley & Co. Incorporated | System processing unit extended with programmable logic for plurality of functions |
| US6467017B1 (en) | 1998-06-23 | 2002-10-15 | Altera Corporation | Programmable logic device having embedded dual-port random access memory configurable as single-port memory |
| US6163788A (en) | 1998-06-25 | 2000-12-19 | Industrial Technology Research Institute | Programmable finite impulse response processor with scalable dynamic data range |
| US6073154A (en) | 1998-06-26 | 2000-06-06 | Xilinx, Inc. | Computing multidimensional DFTs in FPGA |
| US6427157B1 (en) | 1998-07-31 | 2002-07-30 | Texas Instruments Incorporated | Fir filter structure with time- varying coefficients and filtering method for digital data scaling |
| US20010023425A1 (en) | 1998-08-14 | 2001-09-20 | Advanced Micro Devices, Inc. | Method and apparatus for rounding in a multiplier arithmetic |
| US6487575B1 (en) | 1998-08-31 | 2002-11-26 | Advanced Micro Devices, Inc. | Early completion of iterative division |
| US20020038324A1 (en) | 1998-09-16 | 2002-03-28 | Joel Page | Sinc filter using twisting symmetry |
| US6321246B1 (en) | 1998-09-16 | 2001-11-20 | Cirrus Logic, Inc. | Linear phase FIR sinc filter with multiplexing |
| US7047272B2 (en) | 1998-10-06 | 2006-05-16 | Texas Instruments Incorporated | Rounding mechanisms in processors |
| US6571268B1 (en) | 1998-10-06 | 2003-05-27 | Texas Instruments Incorporated | Multiplier accumulator circuits |
| EP0992885B1 (en) | 1998-10-06 | 2005-12-28 | Texas Instruments Incorporated | Multiplier accumulator circuits |
| US20010037352A1 (en) | 1998-11-04 | 2001-11-01 | Hong John Suk-Hyun | Multiplier capable of multiplication of large multiplicands and parallel multiplications small multiplicands |
| US6453382B1 (en) | 1998-11-05 | 2002-09-17 | Altera Corporation | Content addressable memory encoded outputs |
| US6091261A (en) | 1998-11-12 | 2000-07-18 | Sun Microsystems, Inc. | Apparatus and method for programmable delays using a boundary-scan chain |
| US6215326B1 (en) | 1998-11-18 | 2001-04-10 | Altera Corporation | Programmable logic device architecture with super-regions having logic regions and a memory region |
| US6260053B1 (en) | 1998-12-09 | 2001-07-10 | Cirrus Logic, Inc. | Efficient and scalable FIR filter architecture for decimation |
| US6591283B1 (en) | 1998-12-24 | 2003-07-08 | Stmicroelectronics N.V. | Efficient interpolator for high speed timing recovery |
| US6243729B1 (en) | 1998-12-31 | 2001-06-05 | Texas Instruments Incorporated | Digital finite-impulse-response (FIR) filter with a modified architecture based on high order Radix-N numbering |
| US6366944B1 (en) | 1999-01-15 | 2002-04-02 | Razak Hossain | Method and apparatus for performing signed/unsigned multiplication |
| US6523055B1 (en) | 1999-01-20 | 2003-02-18 | Lsi Logic Corporation | Circuit and method for multiplying and accumulating the sum of two products in a single cycle |
| US6107821A (en) | 1999-02-08 | 2000-08-22 | Xilinx, Inc. | On-chip logic analysis and method for using the same |
| EP1031934B1 (en) | 1999-02-26 | 2011-10-05 | Texas Instruments Incorporated | Method and apparatus for dot product calculation |
| US6407576B1 (en) | 1999-03-04 | 2002-06-18 | Altera Corporation | Interconnection and input/output resources for programmable logic integrated circuit devices |
| US6359468B1 (en) | 1999-03-04 | 2002-03-19 | Altera Corporation | Programmable logic device with carry look-ahead |
| US6323680B1 (en) | 1999-03-04 | 2001-11-27 | Altera Corporation | Programmable logic device configured to accommodate multiplication |
| JP2000259394A (en) | 1999-03-09 | 2000-09-22 | Nec Kofu Ltd | Floating point multiplier |
| US6480980B2 (en) | 1999-03-10 | 2002-11-12 | Nec Electronics, Inc. | Combinational test pattern generation method and apparatus |
| US6557092B1 (en) | 1999-03-29 | 2003-04-29 | Greg S. Callen | Programmable ALU |
| US6904471B2 (en) | 1999-03-30 | 2005-06-07 | Siemens Energy & Automation, Inc. | Programmable logic controller customized function call method, system and apparatus |
| US6745254B2 (en) | 1999-03-30 | 2004-06-01 | Siemens Energy & Automation, Inc. | Programmable logic controller method, system and apparatus |
| EP1058185A1 (en) | 1999-05-31 | 2000-12-06 | Motorola, Inc. | A multiply and accumulate apparatus and a method thereof |
| US6434587B1 (en) | 1999-06-14 | 2002-08-13 | Intel Corporation | Fast 16-B early termination implementation for 32-B multiply-accumulate unit |
| US6385632B1 (en) | 1999-06-18 | 2002-05-07 | Advanced Micro Devices, Inc. | Fast CORDIC algorithm with sine governed termination |
| US6246258B1 (en) | 1999-06-21 | 2001-06-12 | Xilinx, Inc. | Realizing analog-to-digital converter on a digital programmable integrated circuit |
| US6438570B1 (en) | 1999-07-21 | 2002-08-20 | Xilinx, Inc. | FPGA implemented bit-serial multiplier and infinite impulse response |
| US6542000B1 (en) | 1999-07-30 | 2003-04-01 | Iowa State University Research Foundation, Inc. | Nonvolatile programmable logic devices |
| US7113969B1 (en) | 1999-08-19 | 2006-09-26 | National Semiconductor Corporation | Formatting denormal numbers for processing in a pipelined floating point unit |
| US6801924B1 (en) | 1999-08-19 | 2004-10-05 | National Semiconductor Corporation | Formatting denormal numbers for processing in a pipelined floating point unit |
| US6692534B1 (en) | 1999-09-08 | 2004-02-17 | Sun Microsystems, Inc. | Specialized booth decoding apparatus |
| US6600788B1 (en) | 1999-09-10 | 2003-07-29 | Xilinx, Inc. | Narrow-band filter including sigma-delta modulator implemented in a programmable logic device |
| US6438569B1 (en) | 1999-09-20 | 2002-08-20 | Pmc-Sierra, Inc. | Sums of production datapath |
| US6353843B1 (en) | 1999-10-08 | 2002-03-05 | Sony Corporation Of Japan | High performance universal multiplier circuit |
| US20040267863A1 (en) | 1999-12-23 | 2004-12-30 | Bharat Bhushan | Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic |
| US6600495B1 (en) | 2000-01-10 | 2003-07-29 | Koninklijke Philips Electronics N.V. | Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter |
| US7062526B1 (en) | 2000-02-18 | 2006-06-13 | Texas Instruments Incorporated | Microprocessor with rounding multiply instructions |
| US6687722B1 (en) | 2000-03-16 | 2004-02-03 | Agere Systems, Inc. | High-speed/low power finite impulse response filter |
| US6725441B1 (en) | 2000-03-22 | 2004-04-20 | Xilinx, Inc. | Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices |
| US6574762B1 (en) | 2000-03-31 | 2003-06-03 | Lsi Logic Corporation | Use of a scan chain for configuration of BIST unit operation |
| US6362650B1 (en) | 2000-05-18 | 2002-03-26 | Xilinx, Inc. | Method and apparatus for incorporating a multiplier into an FPGA |
| US6573749B2 (en) | 2000-05-18 | 2003-06-03 | Xilinx, Inc. | Method and apparatus for incorporating a multiplier into an FPGA |
| US6407694B1 (en) | 2000-06-14 | 2002-06-18 | Raytheon Company | General purpose filter |
| US20050038842A1 (en) | 2000-06-20 | 2005-02-17 | Stoye Robert William | Processor for FIR filtering |
| US6983300B2 (en) | 2000-08-01 | 2006-01-03 | Stmicroelectronics S.A. | Arithmetic unit |
| US6731133B1 (en) | 2000-09-02 | 2004-05-04 | Actel Corporation | Routing structures for a tileable field-programmable gate array architecture |
| US6744278B1 (en) | 2000-09-02 | 2004-06-01 | Actel Corporation | Tileable field-programmable gate array architecture |
| US6732134B1 (en) | 2000-09-11 | 2004-05-04 | Apple Computer, Inc. | Handler for floating-point denormalized numbers |
| US6771094B1 (en) | 2000-09-18 | 2004-08-03 | Altera Corporation | Devices and methods with programmable logic and digital signal processing regions |
| US6628140B2 (en) | 2000-09-18 | 2003-09-30 | Altera Corporation | Programmable logic devices with function-specific blocks |
| US6538470B1 (en) | 2000-09-18 | 2003-03-25 | Altera Corporation | Devices and methods with programmable logic and digital signal processing regions |
| JP2002108606A (en) | 2000-09-26 | 2002-04-12 | Toshiba Corp | Sticky bit generation circuit and multiplier |
| US20020089348A1 (en) | 2000-10-02 | 2002-07-11 | Martin Langhammer | Programmable logic integrated circuit devices including dedicated processor components |
| US20020049798A1 (en) | 2000-10-24 | 2002-04-25 | Minsheng Wang | Adder-saving implementation of digital interpolation/decimation fir filter |
| EP1220108A3 (en) | 2000-10-26 | 2005-01-12 | Cypress Semiconductor Corporation | Programmable circuit |
| US6763367B2 (en) | 2000-12-11 | 2004-07-13 | International Business Machines Corporation | Pre-reduction technique within a multiplier/accumulator architecture |
| US20020078114A1 (en) | 2000-12-14 | 2002-06-20 | Texas Instruments Incorporated | Fir decimation filter and method |
| US20020116434A1 (en) | 2000-12-27 | 2002-08-22 | Nancekievill Alexander Edward | Apparatus and method for performing multiplication operations |
| US6801925B2 (en) | 2000-12-29 | 2004-10-05 | Lsi Logic Corporation | Bit reduction using dither, rounding and error feedback |
| US6483343B1 (en) | 2000-12-29 | 2002-11-19 | Quicklogic Corporation | Configurable computational unit embedded in a programmable device |
| US7020673B2 (en) | 2001-01-19 | 2006-03-28 | Sony Corporation | Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system |
| US7181484B2 (en) | 2001-02-21 | 2007-02-20 | Mips Technologies, Inc. | Extended-precision accumulation of multiplier output |
| JP2002251281A (en) | 2001-02-23 | 2002-09-06 | Nec Kofu Ltd | Floating point multiplier |
| US20020129073A1 (en)* | 2001-03-08 | 2002-09-12 | Joel Page | Signal processing integrated circuit |
| US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
| US6978287B1 (en) | 2001-04-04 | 2005-12-20 | Altera Corporation | DSP processor architecture with write datapath word conditioning and analysis |
| US20030088757A1 (en) | 2001-05-02 | 2003-05-08 | Joshua Lindner | Efficient high performance data operation element for use in a reconfigurable logic environment |
| US6963890B2 (en) | 2001-05-31 | 2005-11-08 | Koninklijke Philips Electronics N.V. | Reconfigurable digital filter having multiple filtering modes |
| US6889238B2 (en) | 2001-06-25 | 2005-05-03 | Lockheed Martin Corporation | Parallel decimator adaptive filter and method for all-rate gigabit-per-second modems |
| US6788104B2 (en) | 2001-06-29 | 2004-09-07 | Stmicroelectronics Pvt. Ltd. | Field programmable logic device with efficient memory utilization |
| US6874079B2 (en) | 2001-07-25 | 2005-03-29 | Quicksilver Technology | Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks |
| US6556044B2 (en) | 2001-09-18 | 2003-04-29 | Altera Corporation | Programmable logic device including multipliers and configurations thereof to reduce resource utilization |
| US7107305B2 (en) | 2001-10-05 | 2006-09-12 | Intel Corporation | Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions |
| US7430578B2 (en) | 2001-10-29 | 2008-09-30 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed byte data |
| US20060059215A1 (en) | 2001-12-20 | 2006-03-16 | Koushik Maharatna | Cordic unit |
| US6924663B2 (en) | 2001-12-28 | 2005-08-02 | Fujitsu Limited | Programmable logic device with ferroelectric configuration memories |
| US6700581B2 (en) | 2002-03-01 | 2004-03-02 | 3D Labs Inc., Ltd. | In-circuit test using scan chains |
| US20050166038A1 (en) | 2002-04-10 | 2005-07-28 | Albert Wang | High-performance hybrid processor with configurable execution units |
| US20040122882A1 (en) | 2002-04-11 | 2004-06-24 | Yuriy Zakharov | Equation solving |
| US6781408B1 (en) | 2002-04-24 | 2004-08-24 | Altera Corporation | Programmable logic device with routing channels |
| US7930335B2 (en) | 2002-05-01 | 2011-04-19 | Oracle America, Inc. | Generic implementations of elliptic curve cryptography using partial reduction |
| US7508936B2 (en) | 2002-05-01 | 2009-03-24 | Sun Microsystems, Inc. | Hardware accelerator for elliptic curve cryptography |
| US20040178818A1 (en) | 2002-06-10 | 2004-09-16 | Xilinx, Inc. | Programmable logic device having heterogeneous programmable logic blocks |
| US7447310B2 (en) | 2002-08-06 | 2008-11-04 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Lean multiplication of multi-precision numbers over GF(2m) |
| US7401109B2 (en) | 2002-08-06 | 2008-07-15 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Multiplication of multi-precision numbers having a size of a power of two |
| US20040064770A1 (en) | 2002-09-30 | 2004-04-01 | Xin Weizhuang (Wayne) | Programmable state machine of an integrated circuit |
| US20040083412A1 (en) | 2002-10-25 | 2004-04-29 | International Business Machines Corporation | Testing logic and embedded memory in parallel |
| US7536430B2 (en) | 2002-11-06 | 2009-05-19 | Nokia Corporation | Method and system for performing calculation operations and a device |
| US20040148321A1 (en) | 2002-11-06 | 2004-07-29 | Nokia Corporation | Method and system for performing calculation operations and a device |
| US6971083B1 (en) | 2002-11-13 | 2005-11-29 | Altera Corporation | Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions |
| US20040103133A1 (en) | 2002-11-27 | 2004-05-27 | Spectrum Signal Processing Inc. | Decimating filter |
| US20040172439A1 (en) | 2002-12-06 | 2004-09-02 | The Research Foundation Of State University Of New York | Unified multiplier triple-expansion scheme and extra regular compact low-power implementations with borrow parallel counter circuits |
| US6774669B1 (en) | 2002-12-30 | 2004-08-10 | Actel Corporation | Field programmable gate array freeway architecture |
| US7430656B2 (en) | 2002-12-31 | 2008-09-30 | Intel Corporation | System and method of converting data formats and communicating between execution units |
| US20040193981A1 (en) | 2003-03-31 | 2004-09-30 | Iain Clark | On-chip scan clock generator for asic testing |
| US7093204B2 (en) | 2003-04-04 | 2006-08-15 | Synplicity, Inc. | Method and apparatus for automated synthesis of multi-channel circuits |
| US20040267857A1 (en) | 2003-06-30 | 2004-12-30 | Abel James C. | SIMD integer multiply high with round and shift |
| US7428565B2 (en) | 2003-07-25 | 2008-09-23 | Rohm Co., Ltd. | Logical operation circuit and logical operation device |
| US7313585B2 (en) | 2003-08-30 | 2007-12-25 | Hewlett-Packard Development Company, L.P. | Multiplier circuit |
| US7646430B2 (en) | 2003-10-28 | 2010-01-12 | Samsung Electronics Co., Ltd. | Display system having improved multiple modes for displaying image data from multiple input source formats |
| US20050144212A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Programmable logic device with cascading DSP slices |
| US7567997B2 (en) | 2003-12-29 | 2009-07-28 | Xilinx, Inc. | Applications of cascading DSP slices |
| US7472155B2 (en) | 2003-12-29 | 2008-12-30 | Xilinx, Inc. | Programmable logic device with cascading DSP slices |
| US20050144215A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Applications of cascading DSP slices |
| US20050144216A1 (en) | 2003-12-29 | 2005-06-30 | Xilinx, Inc. | Arithmetic circuit with multiplexed addend inputs |
| JP4332036B2 (en) | 2004-01-08 | 2009-09-16 | 新日本製鐵株式会社 | Steel plate corner breakage detection apparatus and corner breakage detection method |
| US7769797B2 (en) | 2004-01-20 | 2010-08-03 | Samsung Electronics Co., Ltd. | Apparatus and method of multiplication using a plurality of identical partial multiplication modules |
| US20070124352A1 (en) | 2004-01-28 | 2007-05-31 | Wittig Karl R | Efficiency implementation of the cordic algorithm fro complex phase rotation |
| US20050187997A1 (en) | 2004-02-20 | 2005-08-25 | Leon Zheng | Flexible accumulator in digital signal processing circuitry |
| US20050187999A1 (en) | 2004-02-20 | 2005-08-25 | Altera Corporation | Saturation and rounding in multiply-accumulate blocks |
| US20050262175A1 (en) | 2004-05-18 | 2005-11-24 | Yukinobu Iino | Trigonometric wave generation circuit using series expansion |
| US7409417B2 (en) | 2004-05-24 | 2008-08-05 | Broadcom Corporation | Polyphase filter with optimized silicon area |
| US7415542B2 (en) | 2004-06-18 | 2008-08-19 | Analog Devices, Inc. | Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements |
| US20060020655A1 (en) | 2004-06-29 | 2006-01-26 | The Research Foundation Of State University Of New York | Library of low-cost low-power and high-performance multipliers |
| US7421465B1 (en) | 2004-06-30 | 2008-09-02 | Sun Microsystems, Inc. | Arithmetic early bypass |
| US7428566B2 (en) | 2004-11-10 | 2008-09-23 | Nvidia Corporation | Multipurpose functional unit with multiply-add and format conversion pipeline |
| US7668896B2 (en) | 2004-11-30 | 2010-02-23 | Arm Limited | Data processing apparatus and method for performing floating point multiplication |
| US20070241773A1 (en) | 2005-03-15 | 2007-10-18 | Brad Hutchings | Hybrid logic/interconnect circuit in a configurable ic |
| US20070083585A1 (en) | 2005-07-25 | 2007-04-12 | Elliptic Semiconductor Inc. | Karatsuba based multiplier and method |
| US7590676B1 (en) | 2005-09-27 | 2009-09-15 | Altera Corporation | Programmable logic device with specialized multiplier blocks |
| US20090187615A1 (en) | 2005-12-16 | 2009-07-23 | Matsushita Electric Industrial Co., Ltd. | Digital filter |
| US20070185952A1 (en) | 2006-02-09 | 2007-08-09 | Altera Corporation | Specialized processing block for programmable logic device |
| US20070185951A1 (en) | 2006-02-09 | 2007-08-09 | Altera Corporation | Specialized processing block for programmable logic device |
| US20080133627A1 (en) | 2006-12-05 | 2008-06-05 | Altera Corporation | Large multiplier for programmable logic device |
| US7930336B2 (en) | 2006-12-05 | 2011-04-19 | Altera Corporation | Large multiplier for programmable logic device |
| US20080183783A1 (en) | 2007-01-29 | 2008-07-31 | Matthew Ray Tubbs | Method and Apparatus for Generating Trigonometric Results |
| JP5134851B2 (en) | 2007-04-10 | 2013-01-30 | 清峰金属工業株式会社 | Method for continuous casting of copper and copper alloys |
| US7719446B2 (en) | 2007-11-16 | 2010-05-18 | Teradyne, Inc. | Method and apparatus for computing interpolation factors in sample rate conversion systems |
| US20090172052A1 (en) | 2007-12-28 | 2009-07-02 | L3 Communications Integrated Systems L.P. | Tiled architecture for stationary-method iterative linear solvers |
| US20100098189A1 (en) | 2008-01-22 | 2010-04-22 | Kengo Oketani | Transmitter and receiver for a wireless access system, transmission method and reception method of the wireless access system, and a program for same |
| US20090300088A1 (en) | 2008-05-29 | 2009-12-03 | Harris Corporation | Sine/cosine generator |
Non-Patent Citations (79)
| Title |
|---|
| "Implementing Logic with the Embedded Array in FLEX 10K Devices", Altera, May 2001, ver. 2.1. |
| "Implementing Multipliers in FLEX 10K EABs", Altera, Mar. 1996. |
| "QuickDSP(TM) Family Data Sheet", Quicklogic, Aug. 7, 2001, revision B. |
| "QuickDSP™ Family Data Sheet", Quicklogic, Aug. 7, 2001, revision B. |
| "The QuickDSP Design Guide", Quicklogic, Aug. 2001, revision B. |
| "Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, Apr. 2, 2001, module 1 of 4. |
| "Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, Apr. 2, 2001, module 2 of 4. |
| "Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, Jan. 25, 2001, module 2 of 4. |
| "Xilinx Announces DSP Algorithms, Tools and Features for Virtex-II Architecture", Xilinx, Nov. 21, 2000. |
| "Xilinx Unveils New FPGA Architecture to Enable High-Performance, 10 Million System Gate Designs", Xilinx, Jun. 22, 2000. |
| Altera Corporation, "Advanced Synthesis Cookbook: A Design Guide for Stratix II, Stratix III and Stratix IV Devices," Document Version 3.0, 112 pgs., May 2008. |
| Altera Corporation, "Digital Signal Processing (DSP)," Stratix Device Handbook, vol. 2, Chapter 6 and Chapter 7, v1.1 (Sep. 2004). |
| Altera Corporation, "DSP Blocks in Stratix II and Stratix II GX Devices," Stratix II Device Handbook, vol. 2, Chapter 6, v4.0 (Oct. 2005). |
| Altera Corporation, "FIR Compiler: MegaCore® Function User Guide," version 3.3.0, rev. 1, pp. 3 11 through 3 15 (Oct. 2005). |
| Altera Corporation, "Stratix II Device Handbook, Chapter 6-DSP Blocks in Stratix II Devices," v1.1, Jul. 2004. |
| Amos, D., "PLD architectures match DSP algorithms," Electronic Product Design, vol. 17, No. 7, Jul. 1996, pp. 30, 32. |
| Analog Devices, Inc., The Applications Engineering Staff of Analog Devices, DSP Division, Digital Signal Processing Applications Using the ADSP-2100 Family (edited by Amy Mar), 1990, pp. 141-192). |
| Andrejas, J., et al., "Reusable DSP functions in FPGAs," Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science vol. 1896), Aug. 27-30, 2000, pp. 456-461. |
| Aoki, T., "Signed-weight arithmetic and its application to a field-programmable digital filter architecture," IEICE Transactions on Electronics , 1999 , vol. E82C, No. 9, Sep. 1999, pp. 1687-1698. |
| Ashour, M.A., et al., "An FPGA implementation guide for some different types of serial-parallel multiplier-structures," Microelectronics Journal, vol. 31, No. 3, 2000, pp. 161-168. |
| Berg, B.L., et al."Designing Power and Area Efficient Multistage FIR Decimators with Economical Low Order Filters," ChipCenter Technical Note, Dec. 2001. |
| Bursky, D., "Programmable Logic Challenges Traditional ASIC SoC Designs", Electronic Design, Apr. 15, 2002. |
| Chhabra, A. et al., Texas Instruments Inc., "A Block Floating Point Implementation on the TMS320C54x DSP", Application Report SPRA610, Dec. 1999, pp. 1-10. |
| Colet, P., "When DSPs and FPGAs meet: Optimizing image processing architectures," Advanced Imaging, vol. 12, No. 9, Sep. 1997, pp. 14, 16, 18. |
| Crookes, D., et al., "Design and implementation of a high level programming environment for FPGA-based image processing," IEE Proceedings-Vision, Image and Signal Processing, vol. 147, No. 4, Aug. 2000, pp. 377-384. |
| Debowski, L., et al., "A new flexible architecture of digital control systems based on DSP and complex CPLD technology for power conversion applications," PCIM 2000: Europe Official Proceedings of the Thirty-Seventh International Intelligent Motion Conference, Jun. 6-8, 2000, pp. 281-286. |
| deDinechin, F. et al., "Large multipliers with less DSP blocks," retrieved from http://hal-ens-lyon.archives-ouvertes.fr/ensl-00356421/en/, 9 pgs., available online Jan. 2009. |
| Dick, C., et al., "Configurable logic for digital communications: some signal processing perspectives," IEEE Communications Magazine, vol. 37, No. 8, Aug. 1999, pp. 107-111. |
| Do, T.-T., et al., "A flexible implementation of high-performance FIR filters on Xilinx FPGAs," Field-Programmable Logic and Applications: From FPGAs to Computing Paradigm. 8th International Workshop, FPL'98. Proceedings, Hartenstein, R.W., et al., eds., Aug. 31-Sep. 3, 1998, pp. 441-445. |
| Faura et al., "A Novel Mixed Signal Programmable Device With On-Chip Microprocessor," Custom Integrated Circuits Conference, 1997. Proceedings of the IEEE 1997 Santa Clara, CA, USA, May 5, 1997, pp. 103-106. |
| Gaffer, A.A., et al., "Floating-Point Bitwidth Analysis via Automatic Differentiation," IEEE Conference on Field Programmable Technology, Hong Kong, Dec. 2002. |
| Govindu, G. et al., "A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing," Proc Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA'05), Jun. 2005. |
| Govindu, G. et al., "Analysis of High-performance Floating-point Arithmetic on FPGAs," Proceedings of the 18th International Parallel and Distributed Processing Symposium (PDPS'04), pp. 149-156, Apr. 2004. |
| Guccione, S.A.,"Run-time Reconfiguration at Xilinx," Parallel and distributed processing: 15 IPDPS 2000 workshops, Rolim, J., ed., May 1-5, 2000, p. 873. |
| Hauck, S., "The Future of Reconfigurable Systems," Keynote Address, 5th Canadian Conference on Field Programmable Devices, Jun. 1998, http:--www.ee.washington.edu-people-faculty-hauck-publications-ReconfigFuture.PDF. |
| Haynes, S.D., et al., "Configurable multiplier blocks for embedding in FPGAs," Electronics Letters, vol. 34, No. 7, pp. 638-639 (Apr. 2, 1998). |
| Heysters, P.M., et al., "Mapping of DSP algorithms on field programmable function arrays," Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science vol. 1896) Aug. 27-30, 2000, pp. 400-411. |
| Huang, J., et al., "Simulated Performance of 1000BASE-T Receiver with Different Analog Front End Designs," Proceedings of the 35th Asilomar Conference on Signals, Systems, and Computers, Nov. 4-7, 2001. |
| Jinghua Li, "Design a pocket multi-bit multiplier in FPGA," 1996 2nd International Conference on ASIC Proceedings (IEEE Cat. No. 96TH8140), Oct. 21-24, 1996, pp. 275-279. |
| Jones, G., "Field-programmable digital signal conditioning," Electronic Product Design, vol. 21, No. 6, Jun. 2000, pp. C36-C38. |
| Kiefer, R., et al., "Performance comparison of software-FPGA hardware partitions for a DSP application," 14th Australian Microelectronics Conference. Microelectronics: Technology Today for the Future. MICRO '97 Proceedings, Sep. 28-Oct. 1, 1997, pp. 88-93. |
| Kim, Y., et al., "Fast GPU Implementation for the Solution of Tridiagonal Matrix Systems," Journal of Korean Institute of Information Scientists and Engineers, vol. 32, No. 12, pp. 692-704, Dec. 2005. |
| Kramberger, I., "DSP acceleration using a reconfigurable FPGA," ISIE '99. Proceedings of the IEEE International Symposium on Industrial Electronics (Cat.No. 99TH8465), vol. 3 , Jul. 12-16, 1999, pp. 1522-1525. |
| Langhammer, M., "How to implement DSP in programmable logic," Elettronica Oggi, No. 266 , Dec. 1998, pp. 113-115. |
| Langhammer, M., "Implementing a DSP in Programmable Logic," Online EE Times, May 1998, http:--www.eetimes.com-editorial-1998-coverstory9805.html. |
| Lattice Semiconductor Corp, ORCA® FPGA Express(TM) Interface Manual: ispLEVER® Version 3.0, 2002. |
| Lattice Semiconductor Corp, ORCA® FPGA Express™ Interface Manual: ispLEVER® Version 3.0, 2002. |
| Lazaravich, B.V., "Function block oriented field programmable logic arrays," Motorola, Inc. Technical Developments, vol. 18, Mar. 1993, pp. 10-11. |
| Lucent Technologies, Microelectronics Group,"Implementing and Optimizing Multipliers in ORCA(TM) FPGAs,", Application Note.AP97-008FGPA, Feb. 1997. |
| Lucent Technologies, Microelectronics Group,"Implementing and Optimizing Multipliers in ORCA™ FPGAs,", Application Note.AP97-008FGPA, Feb. 1997. |
| Lund, D., et al., "A new development system for reconfigurable digital signal processing," First International Conference on 3G Mobile Communication Technologies (Conf. Publ. No. 471), Mar. 27-29, 2000, pp. 306-310. |
| Miller, N.L., et al., "Reconfigurable integrated circuit for high performance computer arithmetic," Proceedings of the 1998 IEE Colloquium on Evolvable Hardware Systems (Digest), No. 233, 1998, pp. 2-1-2-4. |
| Mintzer, L., "Xilinx FPGA as an FFT processor," Electronic Engineering, vol. 69, No. 845, May 1997, pp. 81, 82, 84. |
| Nakasato, N., et al., "Acceleration of Hydrosynamical Simulations using a FPGA board" The Institute of Electronics Information and Communication Technical Report CPSY2005-47, vol. 105, No. 515, Jan. 17, 2006. |
| Nozal, L., et al., "A new vision system: programmable logic devices and digital signal processor architecture (PLD+FDSP)," Proceedings IECON '91. 1991 International Conference on Industrial Electronics, Control and Instrumentation (Cat. No. 91CH2976-9), vol. 3, Oct. 28-Nov. 1, 1991, pp. 2014-2018. |
| Osana, Y., et al., "Hardware-resource Utilization Analysis on an FPGA-Based Biochemical Simulator ReCSiP", The Institute of Electronics Information and Communication Technical Report CPSY2005-63, vol. 105, No. 516, Jan. 18, 2006. |
| Papenfuss, J.R, et al., "Implementation of a real-time, frequency selective, RF channel simulator using a hybrid DSP-FPGA architecture," RAWXON 2000: 2000 IEEE Radio and Wireless Conference (Cat. No. 00EX404), Sep. 10-13, 2000, pp. 135-138. |
| Parhami, B., "Configurable arithmetic arrays with data-driven control," 34th Asilomar Conference on Signals, Systems and Computers, vol. 1, 2000, pp. 89-93. |
| Rangasayee, K., "Complex PLDs let you produce efficient arithmetic designs," EDN (European Edition), vol. 41, No. 13, Jun. 20, 1996, pp. 109, 110, 112, 114, 116. |
| Rosado, A., et al., "A high-speed multiplier coprocessor unit based on FPGA," Journal of Electrical Engineering, vol. 48, No. 11-12, 1997, pp. 298-302. |
| Santillan-Q., G.F., et al., "Real-time integer convolution implemented using systolic arrays and a digit-serial architecture in complex programmable logic devices," Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No. 99EX303), Jul. 26-28, 1999, pp. 147-150 |
| Texas Instruments Inc., "TMS320C54x DSP Reference Set, vol. 1: CPU and Peripherals", Literature No. SPRU131F, Apr. 1999, pp. 2-1 through 2-16 and 4-1 through 4-29. |
| Tisserand, A., et al., "An on-line arithmetic based FPGA for low power custom computing," Field Programmable Logic and Applications, 9th International Workshop, FPL'99, Proceedings (Lecture Notes in Computer Science vol. 1673), Lysaght, P., et al., eds., Aug. 30-Sep. 1, 1999, pp. 264-273. |
| Tralka, C., "Symbiosis of DSP and PLD," Elektronik, vol. 49, No. 14 , Jul. 11, 2000, pp. 84-96. |
| Underwood, K. "FPGAs vs. CPUs: Trends in Peak Floating-Point Performance," Proceedings of the 2004 ACM-SIGDA 12th International Symposium on Field Programmable Gate Arrays, pp. 171-180, Feb. 22-24, 2004. |
| Valls, J., et al., "A Study About FPGA-Based Digital Filters," Signal Processing Systems, 1998, SIPS 98, IEEE Workshop, Oct. 10, 1998, pp. 192-201. |
| Vladimirova, T. et al., "Floating-Point Mathematical Co-Processor for a Single-Chip On-Board Computer," MAPLD'03 Conference, D5, Sep. 2003. |
| Wajih, E.-H.Y. et al., "Efficient Hardware Architecture of Recursive Karatsuba-Ofman Multiplier," 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 6 pgs, Mar. 2008. |
| Walters, A.L., "A Scaleable FIR Filter Implementation Using 32-bit Floating-Point Complex Arithmetic on ,a FPGA Based Custom Computing Platform," Allison L. Walters, Thesis Submitted to the Faculty of Virginia Polytechnic Institute and State University, Jan. 30, 1998. |
| Weisstein, E.W., "Karatsuba Multiplication," MathWorld-A Wolfram Web Resource (Dec. 9, 2007), accessed Dec. 11, 2007 at http:--mathworld.wolfram.com-KaratsubaMultiplication.html. |
| Wenzel, L., "Field programmable gate arrays (FPGAs) to replace digital signal processor integrated circuits," Elektronik, vol. 49, No. 5, Mar. 7, 2000, pp. 78-86. |
| Xilinx Inc., "Complex Multiplier v2.0", DS291 Product Specification/Datasheet, Nov. 2004. |
| Xilinx Inc., "Using Embedded Multipliers", Virtex-II Platform FPGA Handbook, UG002 (v1.3), Dec. 3, 2001, pp. 251-257. |
| Xilinx Inc., "Virtex-II 1.5V Field-Programmable Gate Arrays", Advance Product Specification, DS031-2 (v1.9), Nov. 29, 2001, Module 2 of 4, pp. 1-39. |
| Xilinx Inc., "XtremeDSP Design Considerations User Guide," v 1.2, Feb. 4, 2005. |
| Xilinx, Inc., "A 1D Systolic FIR," copyright 1994-2002, downloaded from http:--www.iro.umontreal.ca-~aboulham-F6221-Xilinx%20A%201D%20systolic%20FIR.htm. |
| Xilinx, Inc., "A 1D Systolic FIR," copyright 1994-2002, downloaded from http:--www.iro.umontreal.ca-˜aboulham-F6221-Xilinx%20A%201D%20systolic%20FIR.htm. |
| Xilinx, Inc., "The Future of FPGA's," White Paper, available Nov. 14, 2005 for download from http:--www.xilinx.com-prs-rls,5yrwhite.htm. |
| Zhou, G. et al., "Efficient and High-Throughput Implementations of AES-GCM on FPGAs," International Conference on Field-Programmable Technology, 8 pgs., Dec. 2007. |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9395953B2 (en) | 2006-12-05 | 2016-07-19 | Altera Corporation | Large multiplier for programmable logic device |
| US20130060829A1 (en)* | 2011-09-01 | 2013-03-07 | Advanced Micro Devices, Inc. | Method and apparatus for additive range reduction |
| US9563402B2 (en)* | 2011-09-01 | 2017-02-07 | Advanced Micro Devices, Inc. | Method and apparatus for additive range reduction |
| US9684488B2 (en) | 2015-03-26 | 2017-06-20 | Altera Corporation | Combined adder and pre-adder for high-radix multiplier circuit |
| CN118394301A (en)* | 2024-07-01 | 2024-07-26 | 中国电子产品可靠性与环境试验研究所（（工业和信息化部电子第五研究所）（中国赛宝实验室）） | Construction method of function processing circuit, function processing circuit and hardware accelerator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8601044B2 (en) | Discrete Fourier Transform in an integrated circuit device | |
| US9189200B1 (en) | Multiple-precision processing block in a programmable integrated circuit device | |
| US8862650B2 (en) | Calculation of trigonometric functions in an integrated circuit device | |
| US10942706B2 (en) | Implementation of floating-point trigonometric functions in an integrated circuit device | |
| US8812573B2 (en) | Calculation of trigonometric functions in an integrated circuit device | |
| US8706790B1 (en) | Implementing mixed-precision floating-point operations in a programmable integrated circuit device | |
| US7865541B1 (en) | Configuring floating point operations in a programmable logic device | |
| US8645449B1 (en) | Combined floating point adder and subtractor | |
| US8949298B1 (en) | Computing floating-point polynomials in an integrated circuit device | |
| US7930336B2 (en) | Large multiplier for programmable logic device | |
| US8510354B1 (en) | Calculation of trigonometric functions in an integrated circuit device | |
| US9063870B1 (en) | Large multiplier for programmable logic device | |
| US8484265B1 (en) | Angular range reduction in an integrated circuit device | |
| US8412756B1 (en) | Multi-operand floating point operations in a programmable integrated circuit device | |
| US10191720B2 (en) | Circuitry and methods for implementing Galois-field reduction | |
| US7948267B1 (en) | Efficient rounding circuits and methods in configurable integrated circuit devices | |
| US8645451B2 (en) | Double-clocked specialized processing block in an integrated circuit device | |
| US8886695B1 (en) | Normalization of floating point operations in a programmable integrated circuit device | |
| US8468192B1 (en) | Implementing multipliers in a programmable integrated circuit device | |
| US8650231B1 (en) | Configuring floating point operations in a programmable device | |
| US9053045B1 (en) | Computing floating-point polynomials in an integrated circuit device | |
| US9619207B1 (en) | Circuitry and methods for implementing Galois-field reduction | |
| US8255448B1 (en) | Implementing division in a programmable integrated circuit device | |
| US20050138095A1 (en) | Method for base two logarithmic estimation | |
| Michard et al. | Divgen: a divider unit generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment | Owner name:ALTERA CORPORATION, CALIFORNIA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LANGHAMMER, MARTIN;REEL/FRAME:024027/0201 Effective date:20100302 | |
| REMI | Maintenance fee reminder mailed | ||
| LAPS | Lapse for failure to pay maintenance fees | ||
| STCH | Information on status: patent discontinuation | Free format text:PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 | |
| FP | Lapsed due to failure to pay maintenance fee | Effective date:20170709 |