Movatterモバイル変換


[0]ホーム

URL:


US8110419B2 - Process of manufacturing photovoltaic device - Google Patents

Process of manufacturing photovoltaic device
Download PDF

Info

Publication number
US8110419B2
US8110419B2US12/860,088US86008810AUS8110419B2US 8110419 B2US8110419 B2US 8110419B2US 86008810 AUS86008810 AUS 86008810AUS 8110419 B2US8110419 B2US 8110419B2
Authority
US
United States
Prior art keywords
layer
semiconductor layer
depositing
semiconductor
removable substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/860,088
Other versions
US20110045630A1 (en
Inventor
Sharone Zehavi
Jerome S. Culik
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Integrated Photovoltaics Inc
Original Assignee
Integrated Photovoltaics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Integrated Photovoltaics IncfiledCriticalIntegrated Photovoltaics Inc
Priority to US12/860,088priorityCriticalpatent/US8110419B2/en
Assigned to INTEGRATED PHOTOVOLTAIC, INC.reassignmentINTEGRATED PHOTOVOLTAIC, INC.ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: CULIK, JEROME S., ZEHAVI, SHARONE
Publication of US20110045630A1publicationCriticalpatent/US20110045630A1/en
Priority to CN2011800502799Aprioritypatent/CN103201856A/en
Priority to PCT/US2011/048515prioritypatent/WO2012024648A2/en
Priority to PCT/US2011/048514prioritypatent/WO2012024647A2/en
Application grantedgrantedCritical
Publication of US8110419B2publicationCriticalpatent/US8110419B2/en
Expired - Fee Relatedlegal-statusCriticalCurrent
Adjusted expirationlegal-statusCritical

Links

Images

Classifications

Definitions

Landscapes

Abstract

An inline process for manufacturing a photovoltaic device on a removable substrate is disclosed. The process discloses two semiconductor layers forming an active region; at least one of the semiconductor layers is formed by a high-purity plasma spray process; optional layers include a release layer, one or more barrier layers, a cap layer, a conductive support layer, a mechanical support layer, an anti-reflection layer, and distributed Bragg reflector. The process may also be used to form multiple active regions.

Description

PRIORITY
This application claims priority from U.S. Provisional Application Nos. 61/235,610 and 61/239,739 filed on Aug. 20, 2009 and Sep. 3, 2009 respectively.
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is related in part to U.S. application Ser. Nos. 11/782,201, 12/074,651, 12/720,153, 12/749,160, 12/789,357, 61/235,610, 61/239,739 and U.S. Application titled “Photovoltaic Cell on Substrate”, Ser. No. 12/860,088, filed on Aug. 19, 2010, all owned by the same assignee and incorporated by reference in their entirety herein. Additional technical explanation and background is cited in the referenced material.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to a photovoltaic device formed by the deposition of semiconductor based layers on a removable substrate.
2. Description of Related Art
Prior art in this area includes U.S. 2010/0059107; U.S. 2008/0295882; U.S. 2008/0072953; U.S. 2008/0023070; “Silicon-Film™ Solar Cells by a Flexible Manufacturing System”; J. Rand, AstroPower, Inc.; NREL/SR-520-30881; February 2002; “Thermal Simulation Model of a Roll-to-Roll Silicon Thin-Film Solar Cell Deposition Reactor”; Nadir, K.; 2007 Society of Vacuum Coaters; 50th Annual Technical Conference Proceedings (2007); ISSN 0737-5921,192-194. Preceding references incorporated in their entirety herein by reference. None of the cited prior art effectively addresses the primary issue for solar cells, namely low manufacturing cost coupled with commercial level conversion efficiency; solar cell module costs must be below $0.50/watt to begin to achieve parity with conventional utility pricing.
BRIEF SUMMARY OF THE INVENTION
An inline process for manufacturing a photovoltaic device on a removable substrate is disclosed. The process discloses two semiconductor layers forming an active region; at least one of the semiconductor layers is formed by a high-purity plasma spray process; optional layers include a release layer, one or more barrier layers, a cap layer, a conductive support layer, a mechanical support layer, an anti-reflection layer, distributed Bragg reflector. The process may also be used to form multiple active regions.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
FIG. 1A is a schematic drawing of a first embodiment;FIG. 1B is a schematic drawing of the first embodiment including sequential deposition steps.
FIG. 2 is a schematic drawing of a second embodiment.
FIG. 3 is a schematic drawing of a third embodiment.
FIG. 4 is a schematic drawing of a fourth embodiment.
FIG. 5A is a schematic drawing of a fifth embodiment;FIG. 5B is a schematic drawing of the fifth embodiment including sequential deposition steps.
FIG. 6 is a schematic drawing of a sixth embodiment.
FIG. 7 is a process flow showing optional layers and steps.
DETAILED DESCRIPTION OF THE INVENTION
In some embodiments, as inFIG. 1 a layer of high purity n-type silicon110 is deposited on a flexible, supporting,removable substrate105 such as stainless steel sheet, graphite foil, flexible foil coated with graphite, stainless steel sheet coated with graphite or other material suitable for roll-to-roll deposition. This high purity n-type silicon layer may be in the range of about 0.01 to more than 100 microns thick. There may be arelease layer106 such as silicon nitride applied to a flexible substrate before an n-type silicon layer is deposited onto a flexible, supporting, removable substrate. A deposition process,150 and154, may be any method or combination of methods, including CVD, PVD, MOCVD, PECVD, RF-PECVD and high-purity plasma spraying and others known to one knowledgeable in the art.
In some embodiments the deposited n-type silicon layer is then recrystallized to form the light-absorbing layer of the solar cell. The deposited n-type silicon layer is recrystallized at high temperature to increase the crystal grain size and to improve its electrical characteristics. The recrystallization process can be accomplished by means of laser, IR heating, RF heating, resistive heating, or combinations of these,152. In some embodiments a “cap layer” of thin silicon nitride or thin silicon oxide is formed on the n-type silicon before or during recrystallization; optionally, this layer is formed in lieu of recrystallization. A cap layer,111, shown inFIG. 7, may be formed by exposing the n-type silicon to a nitriding or oxidizing ambient at an appropriate elevated temperature; optionally, a cap layer may be deposited.
In some embodiments a recrystallization process may occur in a gaseous atmosphere such as oxygen or nitrogen that is conducive to forming a capping layer on the top surface of the recrystallized n-type silicon layer; alternatively, a reducing atmosphere may be used; alternatively, helium or hydrogen may be added to improve thermal conductivity of the atmosphere.
In some embodiments in addition to the capping layer, a firstsemiconductor barrier layer330 consisting of an oxide, a nitride, a carbide, or a combination of these, can be applied,564, to the, optionally, recrystallized n-type, as shown inFIG. 3. An optional capping layer and a first barrier layer can be structured to have vias,335, through the layer(s) at regular intervals. Vias may be formed by laser machining, lithography or by other physical means,566 and570. In addition to these intentional means, random vias, such as from pinholes, may be obtained through this first barrier layer. The density of vias, whether by laser machining, lithography, or by random pinhole, will be sufficient to minimize series resistance losses through this first barrier layer.
In some embodiments, next a p++ and/or p+ silicon layer(s),120, is (are) deposited on top of the recrystallized n-type silicon/flexible substrate combination; optionally, a capping and/or first barrier layers may be present at the deposition surface. The purpose of this p++ (or p+) silicon layer is to ultimately form rectifying p-n junctions. The junction can be formed by thermal diffusion of p-type dopant into the n-type layer, or by ion implantation or by a deposition step. The heat of deposition of this p++ (or p+) silicon layer may by itself be sufficient to form a rectifying junction. Optionally, a subsequent heating step can be used to form or to complete the rectifying p-n junction.
In some embodiments a silicon, or other semiconductor, layer, as deposited is amorphous, nano-crystalline, micro-crystalline, or macro-crystalline; in some embodiments the layer is hydrogenated, for example, Si:H; alternatively, nc-Si:H. In some embodiments a silicon, or other semiconductor, layer, after recrystallization is nano-crystalline, micro-crystalline, or macro-crystalline; in some embodiments a semiconductor layer is hydrogenated, such as Si:H; alternatively, nc-Si:H, nano-crystalline hydrogenated silicon. In some embodiments a recrystallized, deposited semiconductor layer exhibits a minority carrier diffusion length greater than a grain size lateral dimension and a grain size lateral dimension larger than the deposited material layer thickness; optionally, a deposited material layer thickness may vary from about 0.01 microns to about 100 microns. In some embodiments a deposited semiconductor layer is chosen substantially from a group consisting of silicon, germanium, silicon-germanium alloys, Group IV elements or compounds, Group III-V compounds and Group II-VI compounds.
In some embodiments a silicon or germanium or a SiGe semiconductor layer is in a state of strain such that it has a direct band gap. For a silicon layer strain may be induced by alloying with germanium and/or carbon; alternatively strain may be induced by a deposited layer of different thermal expansion coefficient in proximity to the semiconductor layer.
In some embodiments a second semiconductor barrier layer,331, is deposited,568, next onto the p+/p++/n-base structure, as shown inFIG. 4. The purpose of this layer is to isolate the active layers from the subsequently applied mechanical support layer,125. The second barrier layer may comprise an oxide, a nitride, a carbide, or a combination of these. As with the first barrier layer, the density of optional vias,336, whether by laser machining,570, or by random pinhole, will be sufficient to minimize series resistance losses through the barrier layer. Second semiconductor barrier layer,331, may be of conductive material like TiN or doped SiC, and conducting vias,336 are optional.FIG. 5A shows an embodiment with both barrier layers,330 and331.
In some embodiments amechanical support layer125 is deposited or applied onto the p++/p+/barrier/n/substrate structure. The mechanical support layer may be silicon, metallurgical grade silicon, metal, carbon based material or a combination of the above. The mechanical support layer can be deposited by a variety of methods, including plasma deposition,156, sintering or glued or bonded to the previous material stack. In case of deposition the heat of this deposition step may also be used to form or to complete rectifying p-n junction,115, by diffusing p-dopant into the recrystallized n-type layer; optionally,layer115 is deposited as a p-type layer. In some embodiments a support layer a metal foil, such as aluminum, attached with conductive adhesive, solder or eutectic bond to the previous layer; optionally a support layer may be stainless, carbon foil, or other materials known to one knowledgeable in the art.
In some embodiments a metal-bondable aluminum or solderable metal,130, may be deposited,158, onto the layered structure to form an electrical contact. When the process is complete, this will become the “back” contact of the solar cell device, on the face away from the sunlight.
In some embodiments a second barrier layer and/or a mechanical support layer may, optionally, be operable as a distributed Bragg reflector, DBR, to reflect at least a portion of any transmitted radiation back into the active region.
In some embodiments once a device structure, optionally a solar cell, is mechanically stabilized it can be removed from a flexible, supporting, removable substrate,105. The flexible, supporting, removable substrate may then be re-used in another manufacturing cycle; optionally, a removable substrate may be consumed in a removal process; for instance, ablation by laser may be used to remove a removable substrate; optionally, oxidation or chemical etching may be a means for removing a removable substrate. A flexible, supporting, removable substrate may or may not need to be recoated with a release material before being reused. Optionally, a flexible, supporting, removable substrate may have a protective overcoating layer such as mullite, Al6Si2O13, or a mullite plus yttria stabilized zirconia (YSZ) overcoat, compositionally graded to improve thermal expansion matching with silicon.
A release layer,106, facilitates or enables easy removal of a device structure from a flexible, supporting, removable substrate. In some embodiments a release material is a sheet, foil or layer mechanically placed or attached to the flexible, supporting, removable substrate comprising a material such as graphite, graphite foil, glassy graphite, impregnated graphite, pyrolytic carbon, pyrolytic carbon coated graphite, flexible foil coated with graphite and carbon or other material that may be easily oxidized at a temperature below silicon's melting point. Optionally, a release layer may be a layer deposited or applied to a flexible, supporting, removable substrate comprising a material such as silicon nitride, silicon dioxide, phosphosilicate glass, PSG, heavily doped SiO2, or combinations of all, including stoichiometric and non-stoichiometric combinations; a release layer may be applied by a deposition process such as CVD, PVD, plasma spray, e-beam, or ultrasonic spray as available from Ultrasonic Systems of Haverhill, Mass.; [ultraspray.com]. In some embodiments a release layer is removable by a chemical reaction such as ablation, oxidation or chemical milling. In some embodiments a substrate barrier layer,107, is placed between the removable substrate and the first semiconductor layer,110; optionally arelease layer106 is between the substrate barrier layer and the removable substrate, as shown inFIG. 2. In some embodiments the substrate barrier layer functions as an anti-reflection layer also. In some embodiments removable substrate is removable by a chemical reaction such as ablation, oxidation or chemical milling.
In some embodiments,FIG. 6, a solar cell also comprises a surface passivation layer, optionally, an antireflection coating,140, and, optionally, contact metallizations, not shown, added to the top-side, where the top-side is the surface where radiation enters the device initially. Conventional contact metallization that are commonly used for crystalline silicon solar cells can be applied to this structure.
FIG. 7 shows how various photovoltaic structures may be configured. All structures and processes have the “required layers” and steps. The instant invention discloses the various structures comprising various combinations of the optional layers from no optional layers up to and including all of the optional layers and or process steps.
In some embodiments, in a device just removed from a removable substrate, the top layer, herein defined as the layer upon which radiation is initially incident, is n-type silicon; optionally, a n-type diffusion is used, together with a passivating oxide or alone, to reduce front surface recombination. The advantage of the disclosed junction structure is that a high resistivity, highly transparent n-type diffusion is sufficient for surface passivation, and there is no interference by a passivating oxide to the antireflection coating. Another advantage of this structure is that it is very tolerant of lower-quality and/or lower minority-carrier lifetime silicon. Another advantage of this design is that the base layer is n-type, which adds to its tolerance of metallic impurities. As part of post-removable-substrate-removal processing, optionally, ananti-reflection layer140 and/or ametallization layer145 may be added; in someembodiments layer140 is silicon nitride or titanium dioxide and a “fire-through” process is used in conjunction with a screen printed metallization layer so as to avoid making explicit vias inlayer140.
In some embodiments a process for manufacturing a photovoltaic device on a removable substrate comprises the steps: depositing a first semiconductor layer of a first conductivity type onto a removable substrate; depositing a second semiconductor layer of a second conductivity type onto the first semiconductor layer; applying a first support layer, optionally conductive, onto the second semiconductor layer; and removing the removable substrate; optionally, additional steps comprising one or more of the following may be added: recrystallizing the first semiconductor layer before depositing a second semiconductor layer of a second conductivity type onto the first layer, depositing a substrate barrier layer onto the removable substrate such that the substrate barrier layer is between the removable substrate and the first semiconductor layer; depositing a release layer onto the removable substrate such that the release layer is between the removable substrate and the first semiconductor layer; optionally, the release layer consists of a material consumable by a predetermined chemical reaction; optionally, the first and second semiconductor layers comprise a Group IV, III-V or II-VI semiconductor; optionally, additional steps comprising one or more of the following may be added: depositing a first semiconductor barrier layer330 on the first semiconductor layer; and forming vias335 in the first semiconductor barrier layer such that area fraction of vias in the first semiconductor barrier layer330 is between about 0.01 and 0.20, wherein the additional steps are done just prior to depositing a second semiconductor layer of a second conductivity type onto the first layer; forming multiple p-n junctions between the first and second semiconductor layers about the vias wherein the additional step is done just after the depositing a second semiconductor layer of a second conductivity type onto the first layer; forming a cap layer consisting of silicon nitride or silicon oxide on top of the first semiconductor layer before depositing a second semiconductor layer; applying a mechanical support layer to the first conductive support layer before removing the removable substrate; adding a second semiconductor barrier layer331 between the second semiconductor layer and the first conductive support layer; forming vias336 in the second barrier layer; optionally, wherein the removable substrate comprises a material consumable by one of ablation, oxidation and chemical milling.
In some embodiments a process for manufacturing a photovoltaic device on a removable substrate comprises the steps: depositing a first transparent barrier layer onto a removable substrate; depositing a first semiconductor layer of a first conductivity type onto the first transparent barrier layer; depositing a second semiconductor layer of a second conductivity type onto the first semiconductor layer, wherein the means for depositing the first or second semiconductor layer comprises a high-purity plasma spray; applying a first conductive support layer onto the second semiconductor layer; and removing the removable substrate; optionally, an additional step may be added comprising recrystallizing the first semiconductor layer before depositing a second semiconductor layer of a second conductivity type onto the first semiconductor layer.
In some embodiments a process for manufacturing a photovoltaic device on a removable substrate comprises the steps: depositing a first transparent barrier layer onto a removable substrate; depositing a first semiconductor layer of a first conductivity type onto the first transparent barrier layer; forming a cap layer on the first semiconductor layer; depositing a second semiconductor layer of a second conductivity type onto the cap layer, wherein the means for depositing the first or second semiconductor layer comprises a high-purity plasma spray; applying a first support layer, optionally conductive, onto the second semiconductor layer; and removing the removable substrate. As used herein, “transparent barrier layer” or “transparent” or “reflective” in general applies to at least some portion of the solar spectrum; a “transparent layer” or “reflective layer” need not be transparent or reflective to the entire solar spectra; rather transparent or reflective to a portion of the spectra qualifies as transparent and reflective.
The foregoing described embodiments of the invention are provided as illustrations and descriptions. They are not intended to limit the invention to a precise form as described. In particular, it is contemplated that functional implementation of invention described herein may be implemented equivalently in various combinations or other functional components or building blocks. Other variations and embodiments are possible in light of above teachings to one knowledgeable in the art of semiconductors, thin film deposition techniques, and materials; it is thus intended that the scope of invention not be limited by this Detailed Description, but rather by Claims following. All patents, patent applications, and other documents referenced herein are incorporated by reference herein in their entirety for all purposes.
In the preceding description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide a thorough understanding of the present invention. However, it will be appreciated by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the invention.
It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

Claims (15)

US12/860,0882009-08-202010-08-20Process of manufacturing photovoltaic deviceExpired - Fee RelatedUS8110419B2 (en)

Priority Applications (4)

Application NumberPriority DateFiling DateTitle
US12/860,088US8110419B2 (en)2009-08-202010-08-20Process of manufacturing photovoltaic device
CN2011800502799ACN103201856A (en)2010-08-202011-08-19Photovoltaic cells
PCT/US2011/048515WO2012024648A2 (en)2010-08-202011-08-19Photovoltaic cells
PCT/US2011/048514WO2012024647A2 (en)2010-08-202011-08-19Photovoltaic cell on substrate

Applications Claiming Priority (3)

Application NumberPriority DateFiling DateTitle
US23561009P2009-08-202009-08-20
US23973909P2009-09-032009-09-03
US12/860,088US8110419B2 (en)2009-08-202010-08-20Process of manufacturing photovoltaic device

Publications (2)

Publication NumberPublication Date
US20110045630A1 US20110045630A1 (en)2011-02-24
US8110419B2true US8110419B2 (en)2012-02-07

Family

ID=45607448

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US12/860,088Expired - Fee RelatedUS8110419B2 (en)2009-08-202010-08-20Process of manufacturing photovoltaic device

Country Status (2)

CountryLink
US (1)US8110419B2 (en)
WO (1)WO2012024647A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20140083986A1 (en)*2012-09-242014-03-27Electro Scientific Industries, Inc.Method and apparatus for machining a workpiece
US9088020B1 (en)2012-12-072015-07-21Integrated Photovoltaics, Inc.Structures with sacrificial template
US9327472B1 (en)2013-07-192016-05-03Integrated Photovoltaics, Inc.Composite substrate
US9828278B2 (en)2012-02-282017-11-28Electro Scientific Industries, Inc.Method and apparatus for separation of strengthened glass and articles produced thereby
US9828277B2 (en)2012-02-282017-11-28Electro Scientific Industries, Inc.Methods for separation of strengthened glass

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20080220558A1 (en)*2007-03-082008-09-11Integrated Photovoltaics, Inc.Plasma spraying for semiconductor grade silicon
US8253058B2 (en)*2009-03-192012-08-28Integrated Photovoltaics, IncorporatedHybrid nozzle for plasma spraying silicon
US8153528B1 (en)2009-11-202012-04-10Integrated Photovoltaic, Inc.Surface characteristics of graphite and graphite foils
CN103682177B (en)*2013-12-162015-03-25深圳市华星光电技术有限公司Manufacturing method of flexible OLED panel
US20160181574A1 (en)*2014-01-032016-06-23Shenzhen China Star Optoelectronics Technology Co., Ltd.Method for manufacturing flexible oled (organic light emitting diode) panel
US10470513B2 (en)2016-03-012019-11-12Mips AbHelmet

Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3078328A (en)1959-11-121963-02-19Texas Instruments IncSolar cell
US4003770A (en)1975-03-241977-01-18Monsanto Research CorporationPlasma spraying process for preparing polycrystalline solar cells
US4077818A (en)1975-05-121978-03-07The United States Of America As Represented By The Administrator Of The National Aeronautics And Space AdministrationProcess for utilizing low-cost graphite substrates for polycrystalline solar cells
US5057163A (en)1988-05-041991-10-15Astropower, Inc.Deposited-silicon film solar cell
US20080023070A1 (en)2006-07-282008-01-31Sanjai SinhaMethods and systems for manufacturing polycrystalline silicon and silicon-germanium solar cells
US20080054106A1 (en)2006-09-062008-03-06Integrated Materials, Inc.Jet Mill Producing Fine Silicon Powder
US20080072953A1 (en)2006-09-272008-03-27Thinsilicon Corp.Back contact device for photovoltaic cells and method of manufacturing a back contact device
US20080220558A1 (en)2007-03-082008-09-11Integrated Photovoltaics, Inc.Plasma spraying for semiconductor grade silicon
US20080295882A1 (en)2007-05-312008-12-04Thinsilicon CorporationPhotovoltaic device and method of manufacturing photovoltaic devices
US7576368B2 (en)*2002-04-092009-08-18Lg Electronics Inc.Method of fabricating vertical structure LEDs
US20090206354A1 (en)*2008-02-202009-08-20Hitachi Cable, Ltd.Semiconductor light-emitting device
US20100059107A1 (en)2005-09-162010-03-11Blue Square Energy IncorporatedPhotovoltaic solar cell and method of making the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CA2724383A1 (en)*2008-06-042009-12-10Solexant Corp.Thin film solar cells with monolithic integration and backside contact

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3078328A (en)1959-11-121963-02-19Texas Instruments IncSolar cell
US4003770A (en)1975-03-241977-01-18Monsanto Research CorporationPlasma spraying process for preparing polycrystalline solar cells
US4077818A (en)1975-05-121978-03-07The United States Of America As Represented By The Administrator Of The National Aeronautics And Space AdministrationProcess for utilizing low-cost graphite substrates for polycrystalline solar cells
US5057163A (en)1988-05-041991-10-15Astropower, Inc.Deposited-silicon film solar cell
US7576368B2 (en)*2002-04-092009-08-18Lg Electronics Inc.Method of fabricating vertical structure LEDs
US20100059107A1 (en)2005-09-162010-03-11Blue Square Energy IncorporatedPhotovoltaic solar cell and method of making the same
US20080023070A1 (en)2006-07-282008-01-31Sanjai SinhaMethods and systems for manufacturing polycrystalline silicon and silicon-germanium solar cells
US20080054106A1 (en)2006-09-062008-03-06Integrated Materials, Inc.Jet Mill Producing Fine Silicon Powder
US20080072953A1 (en)2006-09-272008-03-27Thinsilicon Corp.Back contact device for photovoltaic cells and method of manufacturing a back contact device
US20080220558A1 (en)2007-03-082008-09-11Integrated Photovoltaics, Inc.Plasma spraying for semiconductor grade silicon
US20080295882A1 (en)2007-05-312008-12-04Thinsilicon CorporationPhotovoltaic device and method of manufacturing photovoltaic devices
US20090206354A1 (en)*2008-02-202009-08-20Hitachi Cable, Ltd.Semiconductor light-emitting device

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"Silicon-Film(TM) Solar Cels by a Flexble Manufacurng System"; J. Rand, AstoPower Inc.; NREL/SR-520-30881; Feb. 2002.
"Silicon-Film™ Solar Cels by a Flexble Manufacurng System"; J. Rand, AstoPower Inc.; NREL/SR-520-30881; Feb. 2002.
"Thermal Simulation Model of a Roll-to-Roll Silicon Thin-Flim Solar Cell Deposition Reactor"; Nadir, K.; 2007 Society of Vacuum Coaters; 50th Annual Technical Conference Proceedings (2007); ISSN 0737-5921,192-194.
Tamura, F.; "Fabrication of poly- crystalline silicon films using plasma spray method"; Solar Energy Materials and Solar Cells, 34 (1994) 263-270.

Cited By (6)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US9828278B2 (en)2012-02-282017-11-28Electro Scientific Industries, Inc.Method and apparatus for separation of strengthened glass and articles produced thereby
US9828277B2 (en)2012-02-282017-11-28Electro Scientific Industries, Inc.Methods for separation of strengthened glass
US20140083986A1 (en)*2012-09-242014-03-27Electro Scientific Industries, Inc.Method and apparatus for machining a workpiece
US10357850B2 (en)*2012-09-242019-07-23Electro Scientific Industries, Inc.Method and apparatus for machining a workpiece
US9088020B1 (en)2012-12-072015-07-21Integrated Photovoltaics, Inc.Structures with sacrificial template
US9327472B1 (en)2013-07-192016-05-03Integrated Photovoltaics, Inc.Composite substrate

Also Published As

Publication numberPublication date
US20110045630A1 (en)2011-02-24
WO2012024647A2 (en)2012-02-23
WO2012024647A3 (en)2012-05-10
WO2012024647A4 (en)2012-07-05

Similar Documents

PublicationPublication DateTitle
US8110419B2 (en)Process of manufacturing photovoltaic device
AU2020363658B2 (en)Efficient back passivation crystalline silicon solar cell and manufacturing method therefor
EP1979951B1 (en)Solar cell
CN101970131B (en)Multiple layer high speed inkjet printing is adopted to generate the method for solar cell
Gordon et al.8% Efficient thin‐film polycrystalline‐silicon solar cells based on aluminum‐induced crystallization and thermal CVD
CN104272475B (en)The battery of back contact solar photovoltaic module semiconductor wafer and module processing
EP0776051B1 (en)Structure and fabrication process for an aluminium alloy self-aligned back contact silicon solar cell
US8476660B2 (en)Photovoltaic cell on substrate
US9257284B2 (en)Silicon heterojunction solar cells
US6452090B2 (en)Photovoltaic device
CN101821857A (en)Hetero-junction silicon solar cell and fabrication method thereof
WO2006011595A1 (en)Solar cell device and method for manufacturing same
JPWO2010125728A1 (en) Solar cell and manufacturing method thereof
US20120247543A1 (en)Photovoltaic Structure
JP2013030665A (en)Photoelectric conversion device module, manufacturing method of the same, and photoelectric conversion device
JP2001028452A (en) Photoelectric conversion device
KR101484620B1 (en)Silicon solar cell
JPH0864851A (en) Photovoltaic device and manufacturing method thereof
US20110030760A1 (en)Photovoltaic device and method of manufacturing a photovoltaic device
JP2002185024A (en) Solar cell and method of manufacturing the same
WO2012024648A2 (en)Photovoltaic cells
US20150207019A1 (en)Method for Fabricating Crystalline Silicon Solar Cell Having Passivation Layer and Local Rear Contacts
Cotter et al.Polycrystalline Silicon‐Film™ thin‐film solar cells: advanced products
JP2004064042A (en) Solar cell device, method of manufacturing the same, metal plate for the solar cell device, and power generation plant
Reber et al.Solar mini module made with epitaxial crystalline silicon thin-film wafer equivalents

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:INTEGRATED PHOTOVOLTAIC, INC., CALIFORNIA

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZEHAVI, SHARONE;CULIK, JEROME S.;REEL/FRAME:024863/0980

Effective date:20100818

STCFInformation on status: patent grant

Free format text:PATENTED CASE

REMIMaintenance fee reminder mailed
FPAYFee payment

Year of fee payment:4

SULPSurcharge for late payment
FEPPFee payment procedure

Free format text:MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

LAPSLapse for failure to pay maintenance fees

Free format text:PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCHInformation on status: patent discontinuation

Free format text:PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FPLapsed due to failure to pay maintenance fee

Effective date:20200207


[8]ページ先頭

©2009-2025 Movatter.jp