Movatterモバイル変換


[0]ホーム

URL:


US7439558B2 - Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement - Google Patents

Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement
Download PDF

Info

Publication number
US7439558B2
US7439558B2US11/267,473US26747305AUS7439558B2US 7439558 B2US7439558 B2US 7439558B2US 26747305 AUS26747305 AUS 26747305AUS 7439558 B2US7439558 B2US 7439558B2
Authority
US
United States
Prior art keywords
region
semiconductive
bipolar transistor
compound base
oxygen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/267,473
Other versions
US20070102728A1 (en
Inventor
Darwin Gene Enicks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel CorpfiledCriticalAtmel Corp
Priority to US11/267,473priorityCriticalpatent/US7439558B2/en
Assigned to ATMEL CORPORATIONreassignmentATMEL CORPORATIONASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ENICKS, DARWIN GENE
Priority to PCT/US2006/042729prioritypatent/WO2007056030A2/en
Priority to TW095140371Aprioritypatent/TW200729488A/en
Publication of US20070102728A1publicationCriticalpatent/US20070102728A1/en
Application grantedgrantedCritical
Publication of US7439558B2publicationCriticalpatent/US7439558B2/en
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENTreassignmentMORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENTPATENT SECURITY AGREEMENTAssignors: ATMEL CORPORATION
Assigned to ATMEL CORPORATIONreassignmentATMEL CORPORATIONTERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERALAssignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTreassignmentJPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTreassignmentJPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENTreassignmentWELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTreassignmentJPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to MICROSEMI STORAGE SOLUTIONS, INC., MICROSEMI CORPORATION, SILICON STORAGE TECHNOLOGY, INC., ATMEL CORPORATION, MICROCHIP TECHNOLOGY INC.reassignmentMICROSEMI STORAGE SOLUTIONS, INC.RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATIONreassignmentWELLS FARGO BANK, NATIONAL ASSOCIATIONSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENTreassignmentWELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENTreassignmentWELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENTSECURITY INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC., MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATIONreassignmentMICROSEMI CORPORATIONRELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to ATMEL CORPORATIONreassignmentATMEL CORPORATIONRELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., MICROSEMI CORPORATION, SILICON STORAGE TECHNOLOGY, INC.reassignmentMICROCHIP TECHNOLOGY INCORPORATEDRELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to MICROSEMI STORAGE SOLUTIONS, INC., MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATION, SILICON STORAGE TECHNOLOGY, INC., MICROSEMI CORPORATIONreassignmentMICROSEMI STORAGE SOLUTIONS, INC.RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to ATMEL CORPORATION, MICROSEMI CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.reassignmentATMEL CORPORATIONRELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to MICROSEMI STORAGE SOLUTIONS, INC., MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATION, MICROSEMI CORPORATION, SILICON STORAGE TECHNOLOGY, INC.reassignmentMICROSEMI STORAGE SOLUTIONS, INC.RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Activelegal-statusCriticalCurrent
Adjusted expirationlegal-statusCritical

Links

Images

Classifications

Definitions

Landscapes

Abstract

A method and system for providing a bipolar transistor is described. The method and system include providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also include providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
The present application is related to co-pending U.S. patent application Ser. No. 10/327,321 entitled “Very Low Moisture O-Rings and Method For Preparing the Same” filed on Dec. 20, 2002 and assigned to the assignee of the present application, and U.S. patent application Ser. No. 10/801,435 entitled “System Apparatus and Method for Contamination reduction in Semiconductor device Fabrication Equipment Components” filed on Mar. 15, 2004, and assigned to the assignee of the present application.
The present application is also related to co-pending U.S. patent application Ser. No. 11/267,474 entitled Method and System for Providing A Heterojunction Bipolar Transistor Having SiGe Extensions filed on even date herewith and assigned to the assignee of the present application, and U.S. patent application Ser. No. 11/266,797 entitled Bandgap Engineered Mono-Crystalline Silicon Cap Layers for SiGe HBT Performance Enhancement filed on even date herewith and assigned to the assignee of the present application, and U.S. patent application Ser. No. 11/267,553 entitled Bandgap and Recombination Engineered Emitter Layers for SiGe HBT Performance Optimization filed on even date herewith and assigned to the assignee of the present application.
FIELD OF THE INVENTION
The present invention relates to semiconductor processing and semiconductor devices, and more particularly to a method and system for incorporating oxygen in a controlled manner to heterostructure semiconductive devices such as heterojunction bipolar transistors.
BACKGROUND OF THE INVENTION
FIG. 1 depicts a conventional heterojunction bipolar transistor (HBT)10 formed on asubstrate11. The conventional HBT10 includes aconventional collector12, aconventional compound base16, and aconventional emitter20. In someconventional HBTs10, theconventional collector12 is separated from theconventional compound base16 by aconventional spacer layer14. In addition, aconventional capping layer18 may be provided between theconventional compound base16 and theconventional emitter20.
In aconventional HBT10, theconventional compound base16 is typically formed from a compound layer, generally of doped SiGe or SiGeC. The dopant used for theconventional compound base16 is boron. In addition, theconventional spacer layer14 andconventional capping layer18 are typically undoped silicon. Theconventional emitter20 and theconventional collector12 are typically doped so that theconventional HBT10 is an NPN or a PNP transistor.
Although theconventional HBT10 functions, one of ordinary skill in the art will readily recognize that improved performance of theconventional HBT10 is desirable. For example, as device speeds are increased, current gains become greatly elevated and breakdown voltages are greatly reduced, which is often undesirable. The rate of stored charge dissipation in the compound base, base-emitter, and collector regions is desired to be kept elevated. The steep, repeatable boron profiles for the highest Ft and Fmax are also desired to be maintained in order to ensure that the performance of theconventional HBT10 is repeatable. Furthermore, one of ordinary skill in the art will readily recognize that the introduction of certain contaminants can adversely affect the performance of theconventional HBT10. For example, although oxygen may reduce boron out diffusion and reduce the pinched base resistance RSBi, such oxygen diffusion is uncontrolled and thus is typically regarded as an undesirable contaminant in conventional SiGe and SiGeC HBT devices. For example, oxygen contamination is typically a result of leaks, outgassing, and permeation sources in the process reactor. Such, oxygen contaminants have been shown to reduce minority carrier lifetime, which leads to increased base recombination current and reduced current gain. Similarly, oxygen contaminants have been observed to result in increased base resistance of SiGe when boron is incorporated as the dopant for theconventional base16.
Accordingly, what is needed is a method and system for improving performance of theconventional HBT10. The present invention addresses such a need.
BRIEF SUMMARY OF THE INVENTION
The present invention provides a method and system for providing a bipolar transistor. The method and system comprise providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also comprise providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
According to the method and system disclosed herein, the present invention allows oxygen to be provided in a controlled manner that allows for improved performance of the bipolar transistor.
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
FIG. 1 is a diagram of a conventional heterojunction bipolar transistor device.
FIG. 2 is a flow chart depicting one embodiment of a method in accordance with the present invention for providing a bipolar transistor device having improved performance.
FIG. 3 is a flow chart depicting another embodiment of a method in accordance with the present invention for providing a heterojunction bipolar transistor device having improved performance.
FIG. 4 is a block diagram depicting one embodiment of a bipolar transistor device in accordance with the present invention having improved performance.
FIG. 5 is a block diagram depicting another embodiment of a bipolar transistor device in accordance with the present invention having improved performance.
DETAILED DESCRIPTION OF THE INVENTION
The present invention relates to semiconductor devices. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
The present invention provides a method and system for providing a bipolar transistor. The method and system comprise providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also comprise providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
The improvement is made possible by providing a method for controlled oxygen incorporation. This is also made possible by implementing oxygen reduction methods described in co-pending patent application Ser. No. 10/327,321 entitled “Very Low Moisture O-Rings and Method For Preparing the Same” filed on Dec. 20, 2002 and assigned to the assignee of the present application, and U.S. patent application Ser. No. 10/801,435 entitled “System Apparatus and Method for Contamination reduction in Semiconductor device Fabrication Equipment Components” filed on Mar. 15, 2004, and assigned to the assignee of the present application. Applicant hereby incorporates by reference the above-identified co-pending patent applications.
The present invention will be described in terms of a particular HBT device. However, one of ordinary skill in the art will readily recognize that the method and system may be applicable to other device(s) having other, additional, and/or different components and/or positions not inconsistent with the present invention. For example, the method and system in accordance with the present invention may be applicable to compound semiconductor devices including but not limited to high electron mobility transistors (HEMTs), FETs, and laser diodes. Similarly, the method and system in accordance with the present invention may be applicable to devices utilizing materials such as GaAs, InP, and AlGaAs. The present invention is also described in the context of particular methods. One of ordinary skill in the art will, however, recognize that the method could have other and/or additional steps. Moreover, although the methods are described in the context of providing a single HBT device, one of ordinary skill in the art will readily recognize that multiple device may be provided in parallel.
FIG. 2 is a flow chart depicting one embodiment of amethod100 in accordance with the present invention for providing a bipolar transistor device having improved performance. For simplicity, certain steps have been omitted or merged. A collector is provided, viastep102. In one embodiment,step102 includes performing an implant of a desired dopant type. The collector formed instep102 optionally includes a controlled amount of oxygen. The amount of oxygen that may be provided in the collector is predetermined, prior to step102 being carried out. The base is formed, viastep104. Step104 preferably includes forming a compound base, for instance the growth of SiGe or SiGeC by LPCVD. For a p-type base region, boron is typically incorporated in-situ with diborane as the source gas. The base formed instep104 optionally includes a predetermined, controlled amount of oxygen. The emitter is provided, viastep106. Step106 includes performing an implant or an in-situ doping during LPCVD of a desired amount of dopant. The emitter formed instep106 optionally includes a predetermined, controlled amount of oxygen. It is ensured that at least one of the base region, the emitter region, the collector region, and another predetermined portion of the bipolar transistor, such as a spacer or capping layer, is provided with a predetermined amount of oxygen in a controlled manner, viastep108.
Thus, a predetermined amount of oxygen is provided to the base region, emitter region, collector region and/or another region of the HBT device in a controlled manner insteps102,104,106, and/or108. For example, oxygen may be provided in the entire SiGe (or SiGeC) layer. Alternatively, the oxygen may be provided at specific portions of the device. Providing the oxygen may include implanting oxygen in the desired portion(s) of the device, providing the oxygen through chemical vapor deposition (CVD) or some combination of thereof. In another embodiment, the oxygen is updiffused into the desired portion of the device. For example, in one embodiment, the predetermined amount of oxygen provided to the SiGe (or SiGeC) layer forming the base region. In order to do so, the collector is provided with oxygen using an implant or CVD as described above. A thermal treatment, for example instep108, is provided to allow the oxygen to updiffuse from the collector region into the strained SiGe or SiGeC layer. In such an embodiment, the amount of oxygen that updiffuses is directly proportional to the total doses of boron and carbon present. Also in this embodiment, such an amount of oxygen that updiffuses is also inversely proportional to the total doses of boron and carbon. The updiffusion of oxygen is self limiting and, therefore, accurate and repeatable. Consequently, the amount of oxygen can be considered to be predetermined in that determined from the factors described above. Moreover, in such an embodiment, the position of the oxygen after updiffusion is within the SiGe or SiGeC layer and self-aligned to the regions of the SiGe or SiGeC layer and to previous locations of C and B in various Ge profiles. Moreover, the self-aligned nature of the oxygen updiffusion allows for minority carrier lifetime engineering of specific regions of interest within the SiGe or SiGeC layer of the base region. In alternate embodiments, individual regions may be implanted with oxygen or provided with oxygen via CVD. In other embodiments, a combination of implanting and/or CVD of individual regions and oxygen updiffusion may be used.
Thus, using themethod100, a controlled amount of oxygen may be provided to particular regions of the HBT device. Introduction of the predetermined amounts of oxygen may increase carrier recombination rates, thereby increasing base recombination current and reduced current gain. As a result, the breakdown voltage may be increased. In addition, charge dissipation may increase for improved Ft/Fmax values. The introduction of the controlled amount of oxygen also reduces boron out diffusion. Consequently, boron profiles may be steeper, allowing for a narrower base region and improved Ft/Fmax values. Device performance may, therefore, be improved.
FIG. 3 is a flow chart depicting another embodiment of amethod120 in accordance with the present invention for providing a heterojunction bipolar transistor device having improved performance. For simplicity, certain steps have been omitted or merged. The silicon spacer layer is formed on an underlying substrate, viastep122. The SiGe or SiGeC layer is formed on the spacer layer, viastep124. Step124 thus includes incorporating Ge and, optionally, C, generally by CVD. The silicon cap layer is also provided on the SiGe or SiGeC layer, viastep126. Step126 could also include providing a spacer layer on the SiGe or SiGeC layer, but below the capping layer. The collector is provided, viastep128. In one embodiment, the collector resides below the silicon spacer layer. In one embodiment,step128 includes providing a phosphorus dopant. In another embodiment, another dopant may be used. The compound base is provided, viastep130. Step130 includes implanting the SiGe or SiGeC layer with the desired dopant, such as B. The emitter is provided, viastep132. In one embodiment, the emitter resides on the silicon cap layer. Step132 includes providing a dopant of the desired type. For example, in one embodiment,step132 includes providing a phosphorus dopant. It is ensured that the desired portion(s) of the HBT device are provided with a predetermined amount of oxygen in a controlled manner, viastep134. In one embodiment,step134 includes performing an oxygen implant or providing the oxygen in-situ during CVD. The oxygen source gas for an LPCVD is generally heliox. However, pure oxygen may also be used for CVD or implant. In one embodiment, the oxygen may be provided in the appropriate position for updiffusion. The HBT device may be thermally treated, viastep136. Thus, step136 may allow updiffusion to take place to ensure that the predetermined amount of oxygen reaches the desired portion of the HBT device.
Thus, using themethod120, a controlled amount of oxygen may be provided to desired regions of the HBT device. Consequently, themethod120 can be used to provide HBT devices having substantially the same benefits as themethod100.
FIG. 4 is a block diagram depicting one embodiment of anHBT device200 in accordance with the present invention having improved performance. TheHBT device200 is formed on asubstrate201 and includes acollector region210, acompound base region220, and anemitter region230. One or more of thecollector region210, thecompound base region220, and theemitter region230 may include a predetermined amount of oxygen. Thus, theHBT device200 may be provided using themethod100 or120. Thebase region220 is formed from a SiGe or SiGeC layer. Any combination of thecollector region210, thecompound base region220, and theemitter region230 may have a predetermined amount of oxygen provided in a controlled manner. In addition, the amount of oxygen in each of thecollector region210, thecompound base region220, and theemitter region230 may differ.
Becauseregions210,220, and/or230 may include predetermined amounts of oxygen, the carrier recombination rates may be increased for theHBT device200. Thus, the base recombination current may be increased and the current gain reduced. As a result, the breakdown voltage may be increased for theHBT device200. In addition, charge dissipation may increase, allowing for improved Ft/Fmax values of theHBT device200. The introduction of the controlled amount of oxygen may also reduce boron out diffusion from thecompound base region220. Consequently, boron profiles may be steeper, allowing for a narrower base region and improved Ft/Fmax values for theHBT device200. Performance of theHBT device200 may, therefore, be improved.
FIG. 5 is a block diagram depicting another embodiment of anHBT device200′ in accordance with the present invention having improved performance. Portions of theHBT device200′ are analogous to theHBT device200 and are, therefore, labeled similarly. TheHBT device200′ thus is formed on asubstrate201′ and includes acollector region210′, abase region220′ formed from SiGe or SiGeC, and anemitter region230′. TheHBT device200′ also includes afirst spacer layer240 between thecollector region210′ and thecompound base region220′, asecond spacer layer250 and acapping layer260 between thecompound base region220′ and theemitter region230′. In theHBT device200′, any combination of thecollector region210′, thefirst spacer layer240, thecompound base region220′, thesecond spacer layer250, thecapping layer260, and theemitter region230′ may include a predetermined amount of oxygen provided in a controlled manner.
Becauseregions210′,220′,230′,240,250, and/or260 may include predetermined amounts of oxygen, the carrier recombination rates may be increased for theHBT device200′. Thus, the base recombination current may be increased and the current gain reduced. As a result, the breakdown voltage may be increased for theHBT device200′. In addition, charge dissipation may increase, allowing for improved Ft/Fmax values of theHBT device200′. The introduction of the controlled amount of oxygen may also reduce boron out diffusion from thecompound base region220′. Consequently, boron profiles may be steeper, allowing for a narrower compound base region and improved Ft/Fmax values for theHBT device200′. Performance of theHBT device200′ may, therefore, be improved.
A method and system for providing a bipolar transistor has been disclosed. The present invention has been described in accordance with the embodiments shown, and one of ordinary skill in the art will readily recognize that there could be variations to the embodiments, and any variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.

Claims (18)

13. A bipolar transistor comprising:
a silicon seed layer;
a compound base semiconductive region including at least one of SiGe and SiGeC and formed on the silicon seed layer;
a first spacer;
an emitter semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer, the first spacer between the compound base semiconductive region and the emitter semiconductive region;
a collector semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer;
a second spacer between the compound base semiconductive region and the collector semiconductive region; and
a capping layer residing between the first spacer and the emitter semiconductive region;
at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, the silicon seed layer, the first spacer, the second spacer, and the capping layer including at least one predetermined amount of oxygen.
US11/267,4732005-11-042005-11-04Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancementActive2026-03-06US7439558B2 (en)

Priority Applications (3)

Application NumberPriority DateFiling DateTitle
US11/267,473US7439558B2 (en)2005-11-042005-11-04Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement
PCT/US2006/042729WO2007056030A2 (en)2005-11-042006-10-31Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement
TW095140371ATW200729488A (en)2005-11-042006-11-01Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
US11/267,473US7439558B2 (en)2005-11-042005-11-04Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Publications (2)

Publication NumberPublication Date
US20070102728A1 US20070102728A1 (en)2007-05-10
US7439558B2true US7439558B2 (en)2008-10-21

Family

ID=38002863

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US11/267,473Active2026-03-06US7439558B2 (en)2005-11-042005-11-04Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Country Status (3)

CountryLink
US (1)US7439558B2 (en)
TW (1)TW200729488A (en)
WO (1)WO2007056030A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20070102729A1 (en)*2005-11-042007-05-10Enicks Darwin GMethod and system for providing a heterojunction bipolar transistor having SiGe extensions
US20070105330A1 (en)*2005-11-042007-05-10Enicks Darwin GBandgap and recombination engineered emitter layers for SiGe HBT performance optimization
US10916642B2 (en)2019-04-182021-02-09Globalfoundries U.S. Inc.Heterojunction bipolar transistor with emitter base junction oxide interface
US11158722B2 (en)2019-12-302021-10-26Globalfoundries U.S. Inc.Transistors with lattice structure

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US7439558B2 (en)2005-11-042008-10-21Atmel CorporationMethod and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Citations (71)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3888518A (en)1971-01-211975-06-10Corobit Anstalt SocFluid conduit connecting device
US4352532A (en)1980-09-151982-10-05Robertshaw Controls CompanyManifolding means for electrical and/or pneumatic control units and parts and methods therefor
US4383547A (en)1981-03-271983-05-17Valin CorporationPurging apparatus
US4437479A (en)1981-12-301984-03-20AtcorDecontamination apparatus for semiconductor wafer handling equipment
US4771326A (en)*1986-07-091988-09-13Texas Instruments IncorporatedComposition double heterojunction transistor
US4852516A (en)1986-05-191989-08-01Machine Technology, Inc.Modular processing apparatus for processing semiconductor wafers
US5001534A (en)1989-07-111991-03-19At&T Bell LaboratoriesHeterojunction bipolar transistor
US5006912A (en)1987-04-141991-04-09British Telecommunications Public Limited CompanyHeterojunction bipolar transistor with SiGe
US5137047A (en)1990-08-241992-08-11Mark GeorgeDelivery of reactive gas from gas pad to process tool
US5247192A (en)1991-09-301993-09-21Rohm Co., Ltd.Heterojunction bipolar transistor
US5316958A (en)1990-05-311994-05-31International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germanium
US5316171A (en)1992-10-011994-05-31Danner Harold J JunVacuum insulated container
US5329145A (en)1991-10-151994-07-12Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor and its integration method
US5331186A (en)1991-03-061994-07-19Kabushiki Kaisha ToshibaHeterojunction bipolar transistor with base electrode having Schottky barrier contact to the emitter
US5352912A (en)1991-11-131994-10-04International Business Machines CorporationGraded bandgap single-crystal emitter heterojunction bipolar transistor
US5412233A (en)1992-06-171995-05-02France TelecomHeterojunction bipolar transistor
US5426316A (en)1992-12-211995-06-20International Business Machines CorporationTriple heterojunction bipolar transistor
US5440152A (en)1993-11-261995-08-08Nec CorporationHeterojunction bipolar transistor having particular Ge distributions and gradients
US5449294A (en)1993-03-261995-09-12Texas Instruments IncorporatedMultiple valve assembly and process
US5453124A (en)1992-12-301995-09-26Texas Instruments IncorporatedProgrammable multizone gas injector for single-wafer semiconductor processing equipment
US5494836A (en)1993-04-051996-02-27Nec CorporationProcess of producing heterojunction bipolar transistor with silicon-germanium base
US5583059A (en)1994-06-011996-12-10International Business Machines CorporationFabrication of vertical SiGe base HBT with lateral collector contact on thin SOI
US5656514A (en)1992-07-131997-08-12International Business Machines CorporationMethod for making heterojunction bipolar transistor with self-aligned retrograde emitter profile
US5665614A (en)1995-06-061997-09-09Hughes ElectronicsMethod for making fully self-aligned submicron heterojunction bipolar transistor
US5668388A (en)1995-07-071997-09-16Thomson-CsfBipolar transistor with optimized structure
US5798277A (en)1995-12-201998-08-25Electronics And Telecommunications Research InstituteMethod for fabricating heterojunction bipolar transistor
US5821149A (en)1996-03-141998-10-13Daimler Benz AgMethod of fabricating a heterobipolar transistor
US5881476A (en)1996-03-291999-03-16Minnesota Mining And Manufacturing CompanyApparatus and method for drying a coating on a substrate employing multiple drying subzones
US5912481A (en)1997-09-291999-06-15National Scientific Corp.Heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction
US5962880A (en)1996-07-121999-10-05Hitachi, Ltd.Heterojunction bipolar transistor
US5972783A (en)1996-02-071999-10-26Matsushita Electric Industrial Co., Ltd.Method for fabricating a semiconductor device having a nitrogen diffusion layer
US5992463A (en)1996-10-301999-11-30Unit Instruments, Inc.Gas panel
US6074698A (en)1997-01-102000-06-13Nippon Valdua Industries, Ltd.Process for producing surface-modified rubber, surface-modified rubber, and sealing material
US6099599A (en)1996-05-082000-08-08Industrial Technology Research InstituteSemiconductor device fabrication system
US6199255B1 (en)1999-10-062001-03-13Taiwan Semiconductor Manufacturing Company, LtdApparatus for disassembling an injector head
US6251738B1 (en)2000-01-102001-06-26International Business Machines CorporationProcess for forming a silicon-germanium base of heterojunction bipolar transistor
US6325886B1 (en)2000-02-142001-12-04Redwood Microsystems, Inc.Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby
US6349744B1 (en)2000-10-132002-02-26Mks Instruments, Inc.Manifold for modular gas box system
US6352591B1 (en)1996-11-132002-03-05Applied Materials, Inc.Methods and apparatus for shallow trench isolation
US6410396B1 (en)2000-04-262002-06-25Mississippi State UniversitySilicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications
US6423990B1 (en)1997-09-292002-07-23National Scientific CorporationVertical heterojunction bipolar transistor
US20020117657A1 (en)2001-02-272002-08-29Moll Nicolas J.Heterojunction bipolar transistor (HBT) having an improved emitter-base junction
US6442867B2 (en)2000-01-042002-09-03Texas Instruments IncorporatedApparatus and method for cleaning a vertical furnace pedestal and cap
US20020135761A1 (en)2000-11-292002-09-26Gary PowellMethod and device utilizing plasma source for real-time gas sampling
US6459104B1 (en)2001-05-102002-10-01Newport FabMethod for fabricating lateral PNP heterojunction bipolar transistor and related structure
US20020149033A1 (en)2001-04-122002-10-17Michael WojtowiczGaN HBT superlattice base structure
US20020155670A1 (en)2001-03-202002-10-24Malik Roger J.Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process
US6509242B2 (en)2001-01-122003-01-21Agere Systems Inc.Heterojunction bipolar transistor
US20030022528A1 (en)2001-02-122003-01-30Todd Michael A.Improved Process for Deposition of Semiconductor Films
US6531369B1 (en)2000-03-012003-03-11Applied Micro Circuits CorporationHeterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6555874B1 (en)2000-08-282003-04-29Sharp Laboratories Of America, Inc.Method of fabricating high performance SiGe heterojunction bipolar transistor BiCMOS on a silicon-on-insulator substrate
US6563145B1 (en)1999-04-192003-05-13Chang Charles EMethods and apparatus for a composite collector double heterojunction bipolar transistor
US6573539B2 (en)2000-01-102003-06-03International Business Machines CorporationHeterojunction bipolar transistor with silicon-germanium base
US20030122154A1 (en)2001-12-272003-07-03Babcock Jeffrey A.Lateral heterojunction bipolar transistor
US6598279B1 (en)1998-08-212003-07-29Micron Technology, Inc.Multiple connection socket assembly for semiconductor fabrication equipment and methods employing same
US6607605B2 (en)2000-08-312003-08-19Chemtrace CorporationCleaning of semiconductor process equipment chamber parts using organic solvents
US20030162370A1 (en)2002-02-282003-08-28Fujitsu LimitedMixed crystal layer growing method and device, and semiconductor device
US6667489B2 (en)2001-11-292003-12-23Hitachi, Ltd.Heterojunction bipolar transistor and method for production thereof
US6670654B2 (en)2002-01-092003-12-30International Business Machines CorporationSilicon germanium heterojunction bipolar transistor with carbon incorporation
US6756615B2 (en)2002-04-052004-06-29Kabushiki Kaisha ToshibaHeterojunction bipolar transistor and its manufacturing method
US20040123882A1 (en)2002-11-152004-07-01Olmer Leonard JIn-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor
US6759697B2 (en)2000-09-112004-07-06Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor
US6764918B2 (en)2002-12-022004-07-20Semiconductor Components Industries, L.L.C.Structure and method of making a high performance semiconductor device having a narrow doping profile
US6797578B1 (en)2003-05-132004-09-28Newport Fab, LlcMethod for fabrication of emitter of a transistor and related structure
US6806513B2 (en)2002-10-082004-10-19Eic CorporationHeterojunction bipolar transistor having wide bandgap material in collector
US20040256635A1 (en)2001-12-112004-12-23Matsushita Electric Industrial Co., Ltd.Hetero bipolar transistor
US6861324B2 (en)2001-06-152005-03-01Maxim Integrated Products, Inc.Method of forming a super self-aligned hetero-junction bipolar transistor
US6861323B2 (en)2003-02-212005-03-01Micrel, Inc.Method for forming a SiGe heterojunction bipolar transistor having reduced base resistance
US6870204B2 (en)2001-11-212005-03-22Astralux, Inc.Heterojunction bipolar transistor containing at least one silicon carbide layer
US7183576B2 (en)*2001-04-202007-02-27International Business Machines CorporationEpitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD
WO2007056030A2 (en)2005-11-042007-05-18Atmel CorporationMethod and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5273930A (en)*1992-09-031993-12-28Motorola, Inc.Method of forming a non-selective silicon-germanium epitaxial film
US5631173A (en)*1993-07-121997-05-20Texas Instruments IncorporatedMethod for forming collector up heterojunction bipolar transistor having insulative extrinsic emitter
US7176111B2 (en)*1997-03-282007-02-13Interuniversitair Microelektronica Centrum (Imec)Method for depositing polycrystalline SiGe suitable for micromachining and devices obtained thereof
US20030013319A1 (en)*2001-07-102003-01-16Motorola, Inc.Semiconductor structure with selective doping and process for fabrication
US20030012925A1 (en)*2001-07-162003-01-16Motorola, Inc.Process for fabricating semiconductor structures and devices utilizing the formation of a compliant substrate for materials used to form the same and including an etch stop layer used for back side processing
US7026690B2 (en)*2003-02-122006-04-11Micron Technology, Inc.Memory devices and electronic systems comprising integrated bipolar and FET devices
US6845034B2 (en)*2003-03-112005-01-18Micron Technology, Inc.Electronic systems, constructions for detecting properties of objects, and assemblies for identifying persons
US7132338B2 (en)*2003-10-102006-11-07Applied Materials, Inc.Methods to fabricate MOSFET devices using selective deposition process
US6849527B1 (en)*2003-10-142005-02-01Advanced Micro DevicesStrained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation

Patent Citations (81)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3888518A (en)1971-01-211975-06-10Corobit Anstalt SocFluid conduit connecting device
US4352532A (en)1980-09-151982-10-05Robertshaw Controls CompanyManifolding means for electrical and/or pneumatic control units and parts and methods therefor
US4383547A (en)1981-03-271983-05-17Valin CorporationPurging apparatus
US4437479A (en)1981-12-301984-03-20AtcorDecontamination apparatus for semiconductor wafer handling equipment
US4852516A (en)1986-05-191989-08-01Machine Technology, Inc.Modular processing apparatus for processing semiconductor wafers
US4771326A (en)*1986-07-091988-09-13Texas Instruments IncorporatedComposition double heterojunction transistor
US5006912A (en)1987-04-141991-04-09British Telecommunications Public Limited CompanyHeterojunction bipolar transistor with SiGe
US5001534A (en)1989-07-111991-03-19At&T Bell LaboratoriesHeterojunction bipolar transistor
US5316958A (en)1990-05-311994-05-31International Business Machines CorporationMethod of dopant enhancement in an epitaxial silicon layer by using germanium
US5137047A (en)1990-08-241992-08-11Mark GeorgeDelivery of reactive gas from gas pad to process tool
US5331186A (en)1991-03-061994-07-19Kabushiki Kaisha ToshibaHeterojunction bipolar transistor with base electrode having Schottky barrier contact to the emitter
US5247192A (en)1991-09-301993-09-21Rohm Co., Ltd.Heterojunction bipolar transistor
US5329145A (en)1991-10-151994-07-12Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor and its integration method
US5352912A (en)1991-11-131994-10-04International Business Machines CorporationGraded bandgap single-crystal emitter heterojunction bipolar transistor
US5412233A (en)1992-06-171995-05-02France TelecomHeterojunction bipolar transistor
US5656514A (en)1992-07-131997-08-12International Business Machines CorporationMethod for making heterojunction bipolar transistor with self-aligned retrograde emitter profile
US5316171A (en)1992-10-011994-05-31Danner Harold J JunVacuum insulated container
US5523243A (en)1992-12-211996-06-04International Business Machines CorporationMethod of fabricating a triple heterojunction bipolar transistor
US5426316A (en)1992-12-211995-06-20International Business Machines CorporationTriple heterojunction bipolar transistor
US5453124A (en)1992-12-301995-09-26Texas Instruments IncorporatedProgrammable multizone gas injector for single-wafer semiconductor processing equipment
US5449294A (en)1993-03-261995-09-12Texas Instruments IncorporatedMultiple valve assembly and process
US5494836A (en)1993-04-051996-02-27Nec CorporationProcess of producing heterojunction bipolar transistor with silicon-germanium base
US5506427A (en)1993-04-051996-04-09Nec CorporationHeterojunction bipolar transistor with silicon-germanium base
US5440152A (en)1993-11-261995-08-08Nec CorporationHeterojunction bipolar transistor having particular Ge distributions and gradients
US5583059A (en)1994-06-011996-12-10International Business Machines CorporationFabrication of vertical SiGe base HBT with lateral collector contact on thin SOI
US5665614A (en)1995-06-061997-09-09Hughes ElectronicsMethod for making fully self-aligned submicron heterojunction bipolar transistor
US5729033A (en)1995-06-061998-03-17Hughes ElectronicsFully self-aligned submicron heterojunction bipolar transistor
US5668388A (en)1995-07-071997-09-16Thomson-CsfBipolar transistor with optimized structure
US5798277A (en)1995-12-201998-08-25Electronics And Telecommunications Research InstituteMethod for fabricating heterojunction bipolar transistor
US5972783A (en)1996-02-071999-10-26Matsushita Electric Industrial Co., Ltd.Method for fabricating a semiconductor device having a nitrogen diffusion layer
US5821149A (en)1996-03-141998-10-13Daimler Benz AgMethod of fabricating a heterobipolar transistor
US5881476A (en)1996-03-291999-03-16Minnesota Mining And Manufacturing CompanyApparatus and method for drying a coating on a substrate employing multiple drying subzones
US6099599A (en)1996-05-082000-08-08Industrial Technology Research InstituteSemiconductor device fabrication system
US5962880A (en)1996-07-121999-10-05Hitachi, Ltd.Heterojunction bipolar transistor
US5992463A (en)1996-10-301999-11-30Unit Instruments, Inc.Gas panel
US6352591B1 (en)1996-11-132002-03-05Applied Materials, Inc.Methods and apparatus for shallow trench isolation
US6074698A (en)1997-01-102000-06-13Nippon Valdua Industries, Ltd.Process for producing surface-modified rubber, surface-modified rubber, and sealing material
US6423990B1 (en)1997-09-292002-07-23National Scientific CorporationVertical heterojunction bipolar transistor
US5912481A (en)1997-09-291999-06-15National Scientific Corp.Heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction
US6171920B1 (en)1997-09-292001-01-09El-Badawy Amien El-SharawyMethod of forming heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction
US6598279B1 (en)1998-08-212003-07-29Micron Technology, Inc.Multiple connection socket assembly for semiconductor fabrication equipment and methods employing same
US6563145B1 (en)1999-04-192003-05-13Chang Charles EMethods and apparatus for a composite collector double heterojunction bipolar transistor
US6199255B1 (en)1999-10-062001-03-13Taiwan Semiconductor Manufacturing Company, LtdApparatus for disassembling an injector head
US6442867B2 (en)2000-01-042002-09-03Texas Instruments IncorporatedApparatus and method for cleaning a vertical furnace pedestal and cap
US6417059B2 (en)2000-01-102002-07-09International Business Machines CorporationProcess for forming a silicon-germanium base of a heterojunction bipolar transistor
US6573539B2 (en)2000-01-102003-06-03International Business Machines CorporationHeterojunction bipolar transistor with silicon-germanium base
US6251738B1 (en)2000-01-102001-06-26International Business Machines CorporationProcess for forming a silicon-germanium base of heterojunction bipolar transistor
US6325886B1 (en)2000-02-142001-12-04Redwood Microsystems, Inc.Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby
US6531369B1 (en)2000-03-012003-03-11Applied Micro Circuits CorporationHeterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6410396B1 (en)2000-04-262002-06-25Mississippi State UniversitySilicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications
US6555874B1 (en)2000-08-282003-04-29Sharp Laboratories Of America, Inc.Method of fabricating high performance SiGe heterojunction bipolar transistor BiCMOS on a silicon-on-insulator substrate
US6607605B2 (en)2000-08-312003-08-19Chemtrace CorporationCleaning of semiconductor process equipment chamber parts using organic solvents
US6759697B2 (en)2000-09-112004-07-06Matsushita Electric Industrial Co., Ltd.Heterojunction bipolar transistor
US6349744B1 (en)2000-10-132002-02-26Mks Instruments, Inc.Manifold for modular gas box system
US20020135761A1 (en)2000-11-292002-09-26Gary PowellMethod and device utilizing plasma source for real-time gas sampling
US6509242B2 (en)2001-01-122003-01-21Agere Systems Inc.Heterojunction bipolar transistor
US20030022528A1 (en)2001-02-122003-01-30Todd Michael A.Improved Process for Deposition of Semiconductor Films
US6696710B2 (en)2001-02-272004-02-24Agilent Technologies, Inc.Heterojunction bipolar transistor (HBT) having an improved emitter-base junction
US20020117657A1 (en)2001-02-272002-08-29Moll Nicolas J.Heterojunction bipolar transistor (HBT) having an improved emitter-base junction
US20030203583A1 (en)2001-03-202003-10-30Malik Roger J.Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process
US20020155670A1 (en)2001-03-202002-10-24Malik Roger J.Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process
US6541346B2 (en)2001-03-202003-04-01Roger J. MalikMethod and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process
US20020149033A1 (en)2001-04-122002-10-17Michael WojtowiczGaN HBT superlattice base structure
US7183576B2 (en)*2001-04-202007-02-27International Business Machines CorporationEpitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD
US6459104B1 (en)2001-05-102002-10-01Newport FabMethod for fabricating lateral PNP heterojunction bipolar transistor and related structure
US6861324B2 (en)2001-06-152005-03-01Maxim Integrated Products, Inc.Method of forming a super self-aligned hetero-junction bipolar transistor
US6870204B2 (en)2001-11-212005-03-22Astralux, Inc.Heterojunction bipolar transistor containing at least one silicon carbide layer
US6667489B2 (en)2001-11-292003-12-23Hitachi, Ltd.Heterojunction bipolar transistor and method for production thereof
US20040256635A1 (en)2001-12-112004-12-23Matsushita Electric Industrial Co., Ltd.Hetero bipolar transistor
US20030122154A1 (en)2001-12-272003-07-03Babcock Jeffrey A.Lateral heterojunction bipolar transistor
US6794237B2 (en)2001-12-272004-09-21Texas Instruments IncorporatedLateral heterojunction bipolar transistor
US20040188802A1 (en)2001-12-272004-09-30Babcock Jeffrey A.Lateral heterojunction bipolar transistor
US6670654B2 (en)2002-01-092003-12-30International Business Machines CorporationSilicon germanium heterojunction bipolar transistor with carbon incorporation
US20030162370A1 (en)2002-02-282003-08-28Fujitsu LimitedMixed crystal layer growing method and device, and semiconductor device
US6756615B2 (en)2002-04-052004-06-29Kabushiki Kaisha ToshibaHeterojunction bipolar transistor and its manufacturing method
US6806513B2 (en)2002-10-082004-10-19Eic CorporationHeterojunction bipolar transistor having wide bandgap material in collector
US20040123882A1 (en)2002-11-152004-07-01Olmer Leonard JIn-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor
US6764918B2 (en)2002-12-022004-07-20Semiconductor Components Industries, L.L.C.Structure and method of making a high performance semiconductor device having a narrow doping profile
US6861323B2 (en)2003-02-212005-03-01Micrel, Inc.Method for forming a SiGe heterojunction bipolar transistor having reduced base resistance
US6797578B1 (en)2003-05-132004-09-28Newport Fab, LlcMethod for fabrication of emitter of a transistor and related structure
WO2007056030A2 (en)2005-11-042007-05-18Atmel CorporationMethod and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement

Non-Patent Citations (13)

* Cited by examiner, † Cited by third party
Title
"O-Ring Performance", Kurt J. Lesker Comp., 1996-2004, Available at: http://www.lesker.com/newweb/Vacuum<SUB>-</SUB>Components/O<SUB>-</SUB>Ring<SUB>-</SUB>Seals/O-ring<SUB>-</SUB>performance.cfm?CFID=266017&CFTOKEN=49827656 (Visited: Jul. 14, 2005).
"Outgassing and Weight Loss Elastomers", Problem Solving Products, Inc., 1997-2005, Available at: http://www.pspglobal.com/outgassing-elastomers.html (Visited: Jul. 14, 2005).
Darwin Enicks, "A Study of Process-Induced Oxygen Updiffusion in Pseudomorphic Boron-Doped Sub-50 nm SiGeC Layers Grown by LPCVD", Electrochemical and Solid-State Letters, 2005, G286-G289.
Kunz et al., "Polycrystalline Silicon-Germanium Emitters for Gain Control, With Application to SiGe HBTs", IEEE Transactions on Electron Devices, vol. 50, No. 6, Jun. 2003.
Phil Danielson, "Desorbing Water in Vacuum Systems: Bakeout or UV?", A Journal of Practical and Useful Vacuum Technology, Jan. 2001, Available at: http://www.vacuumlab.com/Articles/VacLab22%20.pdf (Visited: Jul. 14, 2005).
Phil Danielson, "Gas Loads and O-Rings", A Journal of Practical and Useful Vacuum Technology, Aug. 2000, Available at: http://www.vacuumlab.com/Articles/Gas%20Loads%20and%20O-Rings.pdf (Visited: Jul. 14, 2005), 4 pages.
Phil Danielson, "Sources of Water Vapor in Vacuum Systems", A Journal of Practical and Useful Vacuum Technology, Sep. 2000, Available at: http://www.vacuumlab.com/Articles/Sources%20of%20Water%20Vapor.pdf (Visited: Jul. 14, 2005).
Phil Danielson, "The Effects of Humidity on Vacuum Systems", A Journal of Practical and Useful Vacuum Technology, Jun. 2001, Available at: http://www.vacuumlab.com/Articles/VacLab27.pdf (Visited: Jul. 14, 2005).
Phil Danielson, "Understanding Water Vapor in Vacuum Systems", Microelectronic Manufacturing and Testing, Jul. 1990, 2 pages.
Robert Lowry, "Sources and Control of Volatile Gases Hazardous to Hermetic Electronic Enclosures", 1999, International Symposium on Advanced Packaging Materials, pp. 94-99.
Sherman Rutherford, "The Benefits of Viton Outgassing", Duniway Stockroom Corp., Feb. 1997, Available at: http://www.duniway.com/images/pdf/pg/viton-out-gassed-orings.pdf (Visited: Jul. 21, 2005).
T. Ghani et al., "Effect of Oxygen on Minority-Carrier Lifetime and Recombination Currents in Si(1-x)Ge(x) Heterostructure Devices", Appl. Phys. Lett., vol. 58, Mar. 12, 1991, pp. 1317-1319.
Viton Gaskets Brochure, Duniway Stockroom Corp. Available at: http://www.duniway.com/images/pdf/pg/p-sp05b-viton-gaskets.pdf (Visited: Jul. 21, 2005).

Cited By (6)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20070102729A1 (en)*2005-11-042007-05-10Enicks Darwin GMethod and system for providing a heterojunction bipolar transistor having SiGe extensions
US20070105330A1 (en)*2005-11-042007-05-10Enicks Darwin GBandgap and recombination engineered emitter layers for SiGe HBT performance optimization
US7651919B2 (en)2005-11-042010-01-26Atmel CorporationBandgap and recombination engineered emitter layers for SiGe HBT performance optimization
US10916642B2 (en)2019-04-182021-02-09Globalfoundries U.S. Inc.Heterojunction bipolar transistor with emitter base junction oxide interface
US11848192B2 (en)2019-04-182023-12-19Globalfoundries U.S. Inc.Heterojunction bipolar transistor with emitter base junction oxide interface
US11158722B2 (en)2019-12-302021-10-26Globalfoundries U.S. Inc.Transistors with lattice structure

Also Published As

Publication numberPublication date
WO2007056030A3 (en)2007-10-04
US20070102728A1 (en)2007-05-10
TW200729488A (en)2007-08-01
WO2007056030A2 (en)2007-05-18

Similar Documents

PublicationPublication DateTitle
US20050064672A1 (en)Bipolar transistor with lattice matched base layer
US6756615B2 (en)Heterojunction bipolar transistor and its manufacturing method
US20120326211A1 (en)Bipolar high electron mobility transistor and methods of forming same
US8987782B2 (en)Semiconductor structure for forming a combination of different types of devices
JP3368452B2 (en) Compound semiconductor device and method of manufacturing the same
JP2009521098A (en) Metastable compound-based heterojunction bipolar transistor with strain compensation
JPH06132296A (en) Multilayer base heterojunction device
WO2007056030A2 (en)Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement
WO2007056018A2 (en)Bandgap engineered mono-crystalline silicon cap layers for si-ge hbt performance enhancement
CN101390216A (en) Oxidation Enhanced Metastable SiGe Films
US7019383B2 (en)Gallium arsenide HBT having increased performance and method for its fabrication
US7651919B2 (en)Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization
WO2007055985A2 (en)METHOD AND SYSTEM FOR PROVIDING A HETEROJUNCTION BIPOLAR TRANSISTOR HAVING SiGe EXTENSIONS
US6759696B2 (en)Bipolar transistor, semiconductor device and method of manufacturing same
US8115196B2 (en)High performance SiGe:C HBT with phosphorous atomic layer doping
US20070001195A1 (en)Collector layer structure for a double hetero-junction bipolar transistor for power amplification applications
US6797996B1 (en)Compound semiconductor device and method for fabricating the same
JPH09246527A (en) Semiconductor device
US20080128749A1 (en)Method and system for providing a drift coupled device
JP2002359249A (en) Compound semiconductor device and method of manufacturing the same
US6800879B2 (en)Method of preparing indium phosphide heterojunction bipolar transistors
US7482642B2 (en)Bipolar transistors having controllable temperature coefficient of current gain
US7157749B2 (en)Bipolar transistor with a GaAs substrate and a SiGe base or collector
Wernersson et al.A combined chemical vapor deposition and rapid thermal diffusion process for SiGe Esaki diodes by ultra-shallow junction formation
JPH0864614A (en)Hetero junction bipolar transistor, algaas epitaxial growth layer and crystal growth method

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:ATMEL CORPORATION, CALIFORNIA

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENICKS, DARWIN GENE;REEL/FRAME:017213/0118

Effective date:20050923

STCFInformation on status: patent grant

Free format text:PATENTED CASE

FEPPFee payment procedure

Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

CCCertificate of correction
FPAYFee payment

Year of fee payment:4

ASAssignment

Owner name:MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT, NEW YORK

Free format text:PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173

Effective date:20131206

Owner name:MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT

Free format text:PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173

Effective date:20131206

FPAYFee payment

Year of fee payment:8

ASAssignment

Owner name:ATMEL CORPORATION, CALIFORNIA

Free format text:TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001

Effective date:20160404

ASAssignment

Owner name:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS

Free format text:SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747

Effective date:20170208

Owner name:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text:SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747

Effective date:20170208

ASAssignment

Owner name:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001

Effective date:20180529

Owner name:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001

Effective date:20180529

ASAssignment

Owner name:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206

Effective date:20180914

Owner name:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206

Effective date:20180914

MAFPMaintenance fee payment

Free format text:PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment:12

ASAssignment

Owner name:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305

Effective date:20200327

ASAssignment

Owner name:MICROCHIP TECHNOLOGY INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date:20200529

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date:20200529

Owner name:MICROSEMI CORPORATION, CALIFORNIA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date:20200529

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date:20200529

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date:20200529

ASAssignment

Owner name:WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705

Effective date:20200529

ASAssignment

Owner name:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612

Effective date:20201217

ASAssignment

Owner name:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA

Free format text:SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474

Effective date:20210528

ASAssignment

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date:20220218

Owner name:MICROSEMI CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date:20220218

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date:20220218

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date:20220218

Owner name:MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date:20220218

ASAssignment

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059262/0105

Effective date:20220218

ASAssignment

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date:20220228

Owner name:MICROSEMI CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date:20220228

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date:20220228

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date:20220228

Owner name:MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date:20220228

ASAssignment

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date:20220228

Owner name:MICROSEMI CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date:20220228

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date:20220228

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date:20220228

Owner name:MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date:20220228

ASAssignment

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date:20220228

Owner name:MICROSEMI CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date:20220228

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date:20220228

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date:20220228

Owner name:MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date:20220228

ASAssignment

Owner name:MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date:20220228

Owner name:MICROSEMI CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date:20220228

Owner name:ATMEL CORPORATION, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date:20220228

Owner name:SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date:20220228

Owner name:MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text:RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date:20220228


[8]ページ先頭

©2009-2025 Movatter.jp