Movatterモバイル変換


[0]ホーム

URL:


US6660644B2 - Plasma etching methods - Google Patents

Plasma etching methods
Download PDF

Info

Publication number
US6660644B2
US6660644B2US09/963,163US96316301AUS6660644B2US 6660644 B2US6660644 B2US 6660644B2US 96316301 AUS96316301 AUS 96316301AUS 6660644 B2US6660644 B2US 6660644B2
Authority
US
United States
Prior art keywords
polymer
plasma etching
wafer
over
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/963,163
Other versions
US20020031878A1 (en
Inventor
Kevin G. Donohoe
Richard L. Stocks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology IncfiledCriticalMicron Technology Inc
Priority to US09/963,163priorityCriticalpatent/US6660644B2/en
Publication of US20020031878A1publicationCriticalpatent/US20020031878A1/en
Application grantedgrantedCritical
Publication of US6660644B2publicationCriticalpatent/US6660644B2/en
Anticipated expirationlegal-statusCritical
Expired - Fee Relatedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

A plasma etching method includes forming polymer material over at least some internal surfaces of a plasma etch chamber and forming polymer material over at least some surfaces of a semiconductor wafer received within the plasma etch chamber. Substantially all polymer material is plasma etched from the chamber internal surfaces while at least some polymer material remains on the wafer. In another aspect, a semiconductor wafer is positioned on a wafer receiver within a plasma etch chamber. A photoresist layer has previously been formed thereon and has openings formed therethrough. First plasma etching is conducted through openings formed in the photoresist layer with a gas comprising carbon and a halogen to form openings in material on the wafer. A first polymer comprising carbon and the halogen forms over at least some internal surfaces of the plasma etch chamber during the first plasma etching. A second polymer is formed over the wafer and relative to the material openings to mask said material within the openings. After forming the first and second polymers and with the wafer in the chamber, substantially all the first polymer from chamber internal surfaces is plasma etched while the second polymer masks the material within the openings.

Description

RELATED PATENT DATA
This patent resulted from a continuation application of U.S. patent application Ser. No. 09/429,880, filed Oct. 29, 1999, entitled “Plasma Etching Method”, naming Kevin G. Donohoe and Richard L. Stocks as inventors, the disclosure of which is incorporated by reference, which application resulted from a divisional application of U.S. patent application Ser. No. 09/022,813, filed Feb. 12, 1998, entitled “Plasma Etching Methods”, naming Kevin G. Donohoe and Richard L. Stocks as inventors, now U.S. Pat. No. 6,093,655, issued Jul. 25, 2000, the disclosure of which is incorporated by reference.
TECHNICAL FIELD
This invention relates to plasma etching methods.
BACKGROUND OF THE INVENTION
Plasma etchers are commonly used in semiconductor wafer processing for fabrication of contact openings through insulating layers. A photoresist layer having contact opening patterns formed therethrough is typically formed over an insulative oxide layer, such as SiO2and doped SiO2. An oxide etching gas, for example CF4, is provided within the etcher and a plasma generated therefrom over the wafer or wafers being processed. The etching gas chemistry in combination with the plasma is ideally chosen to be highly selective to etch the insulating material through the photoresist openings in a highly anisotropic manner without appreciably etching the photoresist itself. A greater degree of anisotropy is typically obtained with such dry plasma etchings of contact openings than would otherwise occur with wet etching techniques.
One type of plasma etcher includes inductively coupled etching reactors. Such typically include an inductive plasma generating source coiled about or at the top of the reactor chamber and an electrostatic chuck within the chamber atop which one or more wafers being processed lies. The electrostatic chuck can be selectively biased as determined by the operator. Unfortunately when utilizing etching components having both carbon and fluorine, particularly in inductively coupled etching reactors, a polymer develops over much of the internal reactor sidewall surfaces. This polymer is electrically insulative and continually grows in thickness during the wafer etching process. In addition, the polymer can react with species in the plasma and cause process results to vary as the polymer thickness changes. For an etch 2 microns deep on the wafer, the polymer thickness on certain internal reactor surfaces can be 3000 Angstroms to 6000 Angstroms. It is highly desirable to remove this polymer because it can make process results vary and can contribute to particle contamination of the wafer(s) being processed.
The typical prior art process for cleaning this polymer material from the reactor employs a plasma etch utilizing O2as the etching gas. It is desirable that this clean occur at the conclusion of etching of the wafer while the wafer or wafers remain in situ within the reactor chamber. This both protects the electrostatic chuck (which is sensitive to particulate contamination) during the clean etch, and also maximizes throughput of the wafers being processed. An added benefit is obtained in that the oxygen plasma generated during the clean also has the effect of stripping the photoresist from over the previously etched wafer.
One prior art plasma clean is conducted in three steps when using a LAM 9100 type inductively coupled plasma etcher. In a first plasma cleaning step, top electrode power is provided at 600 Watts and the bottom at 200 Watts. O2feed is provided at 750 sccm for 15 seconds, with pressure being maintained at 15 mTorr. In the second step, top power is at 1750 Watts, bottom electrode is not biased (0 Watts), and O2feed is provided at 500 sccm for 20 seconds with pressure being maintained at 80 mTorr. In a third step, the pins of the electrostatic chuck are raised to lift the wafer(s), and the top power is provided at 1200 Watts, bottom electrode is not biased (0 Watts), and O2feed is provided at 500 sccm for 15 seconds with pressure being maintained at 80 mTorr.
However in the process of doing reactor clean etches, there is an approximate 0.025 micron or greater loss in the lateral direction of the contact. In other words, the contact openings within the insulating layer are effectively widened from the opening dimensions as initially formed. This results in an inherent increase in the critical dimension of the circuitry design. As contact openings become smaller, it is not expected that the photolithography processing will be able to adjust in further increments of size to compensate for this critical dimension loss.
Accordingly, it would be desirable to develop plasma etching methods which can be used to minimize critical dimension loss of contact openings, and/or achieve suitable reactor cleaning to remove the polymer from the internal surfaces of the etching chamber. Although the invention was motivated from this perspective, the artisan will appreciate other possible uses, with the invention only be limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
SUMMARY OF THE INVENTION
In but one aspect of the invention, a plasma etching method includes forming polymer material over at least some internal surfaces of a plasma etch chamber and forming polymer material over at least some surfaces of a semiconductor wafer received within the plasma etch chamber. Substantially all polymer material is plasma etched from the chamber internal surfaces while at least some polymer material remains on the wafer.
In another implementation, a semiconductor wafer is positioned on a wafer receiver within a plasma etch chamber. A photoresist layer has previously been formed thereon and has openings formed therethrough. First plasma etching is conducted through openings formed in the photoresist layer with a gas comprising carbon and a halogen to form openings in material on the wafer. A first polymer comprising carbon and the halogen forms over at least some internal surfaces of the plasma etch chamber during the first plasma etching. A second polymer is formed over the wafer and relative to the material openings to mask said material within the openings. After forming the first and second polymers and with the wafer in the chamber, substantially all the first polymer from chamber internal surfaces is plasma etched while the second polymer masks the material within the openings.
BRIEF DESCRIPTION OF THE DRAWINGS
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
FIG. 1 is a diagrammatic view of a plasma etcher utilized at one processing step in accordance with the invention.
FIG. 2 is an enlarged view of a fragment of a wafer during processing within the plasma etcher of FIG.1.
FIG. 3 is a view of the FIG. 2 wafer at a processing step subsequent to that depicted by FIG.2.
FIG. 4 is a view of the FIG. 1 apparatus and wafer at a processing step subsequent to that depicted by FIGS. 1 and 3.
FIG. 5 is a view of the FIG. 2 wafer at a processing step subsequent to that depicted by FIG.3.
FIG. 6 is a view of the FIG. 2 wafer at a processing step subsequent to that depicted by FIG.5.
FIG. 7 is a view of a fragment of a wafer during processing within the plasma etch of FIG.1 and is an alternate to that depicted by FIG.3.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
It has been discovered that the polymer deposited on the internal walls of the etching chamber includes a significant concentration of fluorine. It has been recognized that the oxygen during the clean etching under plasma condition combines with the carbon and fluorine of the polymer liberated from the internal walls and forms carbon monoxide and carbon dioxide plus an activated or reactive fluorine containing species. Unfortunately, this fluorine containing species is also apparently reactive with the silicon dioxide material on the wafer, which is believed to result in more etching of such material and the widening of the contact openings.
Some of this polymer also gets deposited on the wafer during the etch. The polymer can deposit over the sidewalls within the etched openings to a thickness of about 200 Angstroms, being thicker over central portions of the sidewalls than at the base or top of the etched openings. The polymer can also deposit on the bottom of the contact during the overetch. Polymer thicknesses of up to 1500 Angstroms have been observed on the bottom of the contact. Presence of this polymer within the contact openings and its removal during subsequent oxide clean etching can also contribute to critical dimension loss. It has, however, been determined that polymer presence over the internal reactor surfaces is a greater contributing factor to critical dimension loss than polymer presence within the contact openings.
Referring to FIG. 1, a plasma etching reactor is indicated generally with references numeral10. Such includes achamber12 havinginternal surfaces14. One ormore gas inlets16 and one ormore gas outlets18 are provided relative toetching chamber12. Apump20 is associated withoutlet18 for exhausting and establishing desired sub-atmospheric pressure conditions withinchamber12 during processing.
Plasma etching reactor10 in the described embodiment is configured as an inductively coupled plasma etcher having awafer receiver22 withinchamber12 in the form of an electrostatic chuck. A biasingsource24 is electrically coupled withreceiver22. An inductiveplasma inducing source26 is diagrammatically shown externally at the top ofchamber12.
In accordance with the preferred embodiment, asemiconductor wafer30 is positioned uponwafer receiver22 withinchamber12.Wafer30 has previously been processed to have aphotoresist layer32 formed on an insulative oxide layer31 (FIG. 2) formed on the outer surface ofwafer30.Photoresist layer32 has contact opening patterns formed therethrough which ideally outwardly expose selected portions of underlyinginsulative oxide layer31. A desired vacuum pressure is established and maintained withinchamber12 utilizingvacuum pump20. An example chamber pressure is from about 2 mTorr to about 200 mTorr. Inductively coupledsource26 and chuck22 are appropriately biased to enable establishment of a desired plasma within and immediately overwafer30. An example power range for inductively coupledsource26 is from 100 watts to about 2000 watts, withwafer receiver22 being negatively biased to an example of −200 to −600 Watts.Receiver22 can have a temperature which is allowed to float, or otherwise be established and maintained at some range, for example from about 0° C. to about 40° C.
Desired etching gases are injected to withinchamber12 throughinlet16, or other inlets, to provide a desired etching gas from which an etching plasma is formed immediately overwafer30. Such gas can comprise, for example, carbon and a halogen. An exemplary gas would be CF4. Etching is conducted for a selected time to etch desired contact openings, with onesuch opening33 being shown in FIG. 2, withininsulative oxide material31 onsemiconductor wafer30 through the contact opening patterns formed within thephotoresist layer32. Unfortunately, apolymer layer40 comprising carbon and the halogen, and in this example fluorine, forms over some ofinternal surfaces14 ofplasma etching chamber12 during such etching. Such polymer can also form on the top of photoresist layer32 (not specifically shown), with somepolymer material40 also forming over sidewalls within, and at the base of,contact openings33.
Such provides but one example of forming polymer material, alternately referred to as a first polymer, comprising carbon and a halogen over at least some internal surfaces of a plasma etch chamber. Where a 2 micron deep contact opening is being etched withininsulative material31, an exemplary average thickness ofpolymer material40 formed overinternal surfaces14 is 3000 Angstroms. An exemplary maximum thickness oflayer40 formed withincontact openings33 is 200 Angstroms. An exemplary maximum thickness of the polymer deposition on the bottom of the contact is 1000 Angstroms. Thus, a thicker layer of the first polymer forms over internal surfaces of the chamber than over the semiconductor wafer.
Referring to FIG. 3, asecond polymer44 is formed overfirst polymer40 over the wafer and relative tomaterial opening33 tomask material31 withinopening33. In the illustrated example,second polymer layer44 is formed to bridge across opening33 and less than completely fillopenings33.Second polymer layer44 is formed to a greater thickness overwafer30 than any thickness of the second polymer which forms overinternal surfaces14 ofchamber12. Specifically,plasma etching chamber12 can be utilized to deposit polymer material, for example, when using the same etching gases by biasingelectrostatic chuck22 at 0 Watts during gas feed. In such instances, almost no second polymer material forms oninternal surfaces14 ofchamber12, with deposition of second polymer material being essentially selective to the wafer. As biasing power would be applied and increased relative towafer receiver22, second polymer material would begin to deposit overinternal surfaces14 ofchamber12 as a function of increasing bias. Regardless, most preferably the step of forming a second polymer forms such material to a thickness of from 0 Angstroms to no greater than about 100 Angstroms on theinternal surfaces14 ofchamber12. A preferred thickness forlayer44 onwafer30 is greater than or equal to about 3000 Angstroms.
First andsecond polymer materials40 and44 can comprise the same substantial material, or substantially different materials. Where the etching gases and deposition gases are the same, with different biasing power being provided on the wafer receiver, the polymer materials oflayers40 and44 comprise similar fluorocarbon polymers. When constituting similar materials, or materials having essentially the same etching rate in a subsequent etching step, the thickness ofpolymer layer44 is ideally provided to be greater than the average thickness of all polymer material formed overinternal surfaces14. This allows or enables the polymer to be substantially removed fromsurfaces14 before the polymer on the wafer is removed. Wheresecond polymer layer44 is formed to not contain any fluorine, a possible advantage may be obtained in there being no available fluorine in thefinal layer44 strip to potentially widen the contact openings. An example would be a hydrocarbon polymer.
Referring to FIGS. 4 and 5, substantially allpolymer material40/44 is plasma etched from chamberinternal surfaces14 while at least somepolymer material40/44 remains overwafer30, ideally over and within contact opening33 tomask material31 withinopenings33 to prevent such openings from widening during the chamber clean etching.
Referring to FIG. 6, further clean etching is ideally conducted to remove all remaining polymer material of layer(s)44/40 from withincontact opening33, and also to remove any remaining photoresist.
Preferably, the plasma etching of substantially all the first polymer from chamber internal surfaces is conducted in at least four steps comprising at least two different magnitudes of power. Anexample etching reactor10 is an LAM 9100 TCP Etcher. An exemplary preferred first step using such a reactor is to provide zero bias on the wafer receiver and 500 watts from the inductive source. Preferred etching gas flow rate is 750 sccm of O2for 15 seconds at a pressure of 15 mTorr, with Capacitor4 of the reactor being held at minimum value (approximately 100 pf in the LAM 9100 TCP Etcher). In a second step, all conditions are ideally maintained as with the first step with Capacitor4 being held at 150 pf. A third step is then conducted under the same conditions, except with Capacitor4 being held at a 190 pf. These three steps effectively provide a good clean of the internal reactor surfaces, with the low power being preferred to remove the polymer slowly in a manner which does not remove polymer from the wafer at a rate greater than that being removed from the internal surfaces of the chamber.
A preferred fourth step is then to increase power to 1750 watts on the inductive source, while still providing zero voltage bias on the receiver. An exemplary flow rate during such etching is 500 sccm for O2for 15 seconds at a pressure of 80 mTorr. Capacitor4 is preferably kept at 100 pf. This etching step is intended to finish the chamber clean. A fifth step is then preferably conducted the same as the fourth, except with Capacitor4 being set to 150 pf. A preferred final etching step is then conducted at a top inductive power of 500 watts, with the wafer receiver being biased at 250 Watts. O2flow is preferably 750 sccm for 10 seconds with pressure being maintained at 15 mTorr. Capacitor4 is set to 150 pf. Such preferred etching is believed to finally clean out any remnant polymer from within the contacts. With such preferred processing with a LAM 9100 TCP Etcher, a power setting with capacitor4 at a maximum provides greater so cleaning at the center of the chamber. A minimum capacitor setting provides greater cleaning towards the outer portions of the chamber. A balanced power setting for capacitor4 (i.e., 150 pf) provides greater removal in between the outer and inner portions of the chamber.
FIG. 7 illustrates an alternate embodiment relative to that depicted by FIG. 3, wherebysecond polymer layer44ais deposited to completely fillcontact opening33. Alternately but less preferred, the second deposited polymer layer could be conformal to less than completely fillcontact openings33 and not bridge such contact openings shut.
Where the first and second (or additional) polymers are substantially different from one another in etch rate, selectivity in the polymer etching can be used substantially independent of total polymer thickness between that on the chamber walls and that on the wafer.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims (20)

What is claimed is:
1. A plasma etching method comprising:
forming a first polymer over at least some internal surfaces of a plasma etch chamber and over at least some surfaces of a semiconductor wafer received within the plasma etch chamber while plasma etching an oxide layer received on the semiconductor wafer;
after forming the first polymer and after said plasma etching of the oxide layer, forming a second polymer over the first polymer and over the semiconductor wafer without etching said oxide layer and without etching any other material received on the wafer; and
after said formings and with the semiconductor wafer within the chamber, plasma etching substantially all polymer from the chamber internal surfaces while at least some first or second polymer remains on the wafer.
2. The plasma etching method ofclaim 1 wherein the first and second polymers are the same materials.
3. The plasma etching method ofclaim 1 wherein the first and second polymers are different materials.
4. The plasma etching method ofclaim 1 wherein the first polymer is formed with a fluorine comprising feed gas and the second polymer is not formed with a fluorine comprising feed gas.
5. The plasma etching method ofclaim 1 wherein the plasma etching of the oxide layer forms material openings therein, and wherein the second polymer is formed to less than completely fill the material openings.
6. The plasma etching method ofclaim 1 wherein the plasma etching of the oxide layer forms material openings therein, and wherein the second polymer is formed to completely fill the material openings.
7. The plasma etching method ofclaim 1 wherein the plasma etching of the oxide layer while forming the first polymer is completely through said oxide layer to a different material therebeneath.
8. The plasma etching method ofclaim 1 wherein the plasma etching of the oxide layer while forming the first polymer is completely through said oxide layer to a different material therebeneath, and forming the first polymer to be received over and contacting said different material at conclusion of said plasma etching of the oxide layer.
9. A plasma etching method comprising:
forming a first polymer over at least some internal surfaces of a plasma etch chamber and over at least some surfaces of a semiconductor wafer received within the plasma etch chamber while plasma etching an oxide layer received on the semiconductor wafer;
after forming the first polymer and after said plasma etching of the oxide layer, forming a second polymer over the first polymer and over the semiconductor wafer;
after said formings and with the semiconductor wafer within the chamber, plasma etching substantially all polymer from the chamber internal surfaces while at least some first or second polymer remains on the wafer; and
wherein the plasma etching of the oxide layer forms material openings therein, and wherein the second polymer is formed to be bridging across the material openings to less than completely fill the material openings; and
after forming the second polymer to be bridging, etching the second polymer to remove all briding.
10. A plasma etching method comprising:
forming a first polymer over at least some internal surfaces of a plasma etch chamber and over at least some surfaces of a semiconductor wafer received within the plasma etch chamber while plasma etching an oxide layer received on the semiconductor wafer;
after forming the first polymer and after said plasma etching of the oxide layer, forming a second polymer over the first polymer and over the semiconductor wafer;
after said formings and with the semiconductor wafer within the chamber, plasma etching substantially all polymer from the chamber internal surfaces while at least some first or second polymer remains on the wafer; and
wherein the plasma etching of the oxide layer forms material openings therein, and wherein after plasma etching substantially all polymer from the chamber internal surfaces at least some of the second polymer remains on the wafer and to be bridging across the material openings to less than completely fill the material openings; and
after forming the second polymer to be bridging, etching the second polymer to remove all said bridging.
11. A plasma etching method comprising:
forming a first polymer over at least some internal surfaces of a plasma etch chamber and forming a second polymer over at least some surfaces of a semiconductor wafer received within the plasma etch chamber, the first and second polymers constituting different materials, the first polymer being formed while plasma etching openings in material received on the semiconductor wafer, the second polymer being formed while not etching any material received on the wafer; and
after forming the first and second polymers, after said plasma etching of the openings and with the wafer in the chamber, plasma etching substantially all the first polymer from the chamber internal surfaces while at least some first or second polymer remains on the wafer.
12. The plasma etching method ofclaim 11 wherein the first polymer is formed with a fluorine comprising feed gas and the second polymer is not formed with a fluorine comprising feed gas.
13. The plasma etching method ofclaim 11 wherein all of the first polymer formed over the internal surfaces has an average first thickness and all of the second polymer formed over the wafer has an average second thickness, the average thickness of the second polymer being greater than the average thickness of the first polymer.
14. The plasma etching method ofclaim 11 wherein the first polymer is formed over the wafer and has an average first thickness thereover, and wherein the second polymer has an average second thickness on the wafer, the average second thickness being greater than the average first thickness.
15. The plasma etching method ofclaim 11 wherein the second polymer is formed over at least some internal surfaces of the plasma etch chamber, and wherein the second polymer is formed to a greater thickness over the wafer than over the internal surfaces of the plasma etch chamber.
16. The plasma etching method ofclaim 11 wherein the second polymer is formed to less than completely fill the material openings.
17. The plasma etching method ofclaim 11 wherein the second polymer is formed to completely fill the material openings.
18. The plasma etching method ofclaim 11 wherein the plasma etching of the openings while forming the first polymer is completely through a first material to a different second material therebeneath.
19. The plasma etching method ofclaim 11 wherein the plasma etching of the openings while forming the first polymer is completely through a first material to a different second material therebeneath, and forming the first polymer to be received over and contacting said different second material at conclusion of said plasma etching of the openings.
20. A plasma etching method comprising:
forming a first polymer over at least some internal surfaces of a plasma etch chamber and forming a second polymer over at least some surfaces of a semiconductor wafer received within the plasma etch chamber, the first and second polymers constituting different materials, the first polymer being formed while plasma etching openings in material received on the semiconductor wafer;
after forming the first and second polymers, after said plasma etching of the openings and with the wafer in the chamber, plasma etching substantially all the first polymer from the chamber internal surfaces while at least some first or second polymer remains on the wafer; and
wherein after plasma etching substantially all polymer from the chamber internal surfaces at least some of the second polymer remains on the wafer and to be bridging across the material openings to less than completely fill the material openings; and
after forming the second polymer to be bridging, etching the second polymer to remove all said bridging.
US09/963,1631998-02-122001-09-25Plasma etching methodsExpired - Fee RelatedUS6660644B2 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US09/963,163US6660644B2 (en)1998-02-122001-09-25Plasma etching methods

Applications Claiming Priority (3)

Application NumberPriority DateFiling DateTitle
US09/022,813US6093655A (en)1998-02-121998-02-12Plasma etching methods
US09/429,880US6680255B2 (en)1998-02-121999-10-29Plasma etching methods
US09/963,163US6660644B2 (en)1998-02-122001-09-25Plasma etching methods

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US09/429,880ContinuationUS6680255B2 (en)1998-02-121999-10-29Plasma etching methods

Publications (2)

Publication NumberPublication Date
US20020031878A1 US20020031878A1 (en)2002-03-14
US6660644B2true US6660644B2 (en)2003-12-09

Family

ID=21811571

Family Applications (3)

Application NumberTitlePriority DateFiling Date
US09/022,813Expired - LifetimeUS6093655A (en)1998-02-121998-02-12Plasma etching methods
US09/429,880Expired - Fee RelatedUS6680255B2 (en)1998-02-121999-10-29Plasma etching methods
US09/963,163Expired - Fee RelatedUS6660644B2 (en)1998-02-122001-09-25Plasma etching methods

Family Applications Before (2)

Application NumberTitlePriority DateFiling Date
US09/022,813Expired - LifetimeUS6093655A (en)1998-02-121998-02-12Plasma etching methods
US09/429,880Expired - Fee RelatedUS6680255B2 (en)1998-02-121999-10-29Plasma etching methods

Country Status (1)

CountryLink
US (3)US6093655A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US8847291B2 (en)*2012-11-022014-09-30Atmel CorporationStress relief for plastic encapsulated devices
US10714436B2 (en)2012-12-122020-07-14Lam Research CorporationSystems and methods for achieving uniformity across a redistribution layer
US20240096707A1 (en)*2017-09-292024-03-21Taiwan Semiconductor Manufacturing Co., Ltd.Footing Removal in Cut-Metal Process

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6093655A (en)1998-02-122000-07-25Micron Technology, Inc.Plasma etching methods
US6235213B1 (en)1998-05-182001-05-22Micron Technology, Inc.Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US6277759B1 (en)1998-08-272001-08-21Micron Technology, Inc.Plasma etching methods
US6207583B1 (en)*1998-09-042001-03-27Alliedsignal Inc.Photoresist ashing process for organic and inorganic polymer dielectric materials
US6635335B1 (en)*1999-06-292003-10-21Micron Technology, Inc.Etching methods and apparatus and substrate assemblies produced therewith
US20030015496A1 (en)*1999-07-222003-01-23Sujit SharanPlasma etching process
US6284659B1 (en)*2000-02-212001-09-04United Microelectronics Corp.Method of minimizing defect sources inside high density plasma reactor
US6285038B1 (en)2000-03-012001-09-04Micron Technology, Inc.Integrated circuitry and DRAM integrated circuitry
US7510664B2 (en)2001-01-302009-03-31Rapt Industries, Inc.Apparatus and method for atmospheric pressure reactive atom plasma processing for shaping of damage free surfaces
US7591957B2 (en)*2001-01-302009-09-22Rapt Industries, Inc.Method for atmospheric pressure reactive atom plasma processing for surface modification
US6743727B2 (en)*2001-06-052004-06-01International Business Machines CorporationMethod of etching high aspect ratio openings
TWI226059B (en)*2001-06-112005-01-01Sony CorpMethod for manufacturing master disk for optical recording medium having pits and projections, stamper, and optical recording medium
US6921725B2 (en)2001-06-282005-07-26Micron Technology, Inc.Etching of high aspect ratio structures
US6660177B2 (en)*2001-11-072003-12-09Rapt Industries Inc.Apparatus and method for reactive atom plasma processing for material deposition
US6934928B2 (en)*2002-08-272005-08-23Micron Technology, Inc.Method and apparatus for designing a pattern on a semiconductor surface
US6898779B2 (en)*2002-08-282005-05-24Micron Technology, Inc.Pattern generation on a semiconductor surface
JP4116465B2 (en)2003-02-202008-07-09株式会社日立製作所 Panel-type display device, manufacturing method thereof, and manufacturing device
US7371992B2 (en)2003-03-072008-05-13Rapt Industries, Inc.Method for non-contact cleaning of a surface
US7297892B2 (en)*2003-08-142007-11-20Rapt Industries, Inc.Systems and methods for laser-assisted plasma processing
US7304263B2 (en)*2003-08-142007-12-04Rapt Industries, Inc.Systems and methods utilizing an aperture with a reactive atom plasma torch
US20060032833A1 (en)*2004-08-102006-02-16Applied Materials, Inc.Encapsulation of post-etch halogenic residue
US8153502B2 (en)*2006-05-162012-04-10Micron Technology, Inc.Methods for filling trenches in a semiconductor material
US20080050871A1 (en)*2006-08-252008-02-28Stocks Richard LMethods for removing material from one layer of a semiconductor device structure while protecting another material layer and corresponding semiconductor device structures
US9165785B2 (en)*2013-03-292015-10-20Tokyo Electron LimitedReducing bowing bias in etching an oxide layer
KR102437093B1 (en)2017-07-312022-08-26어플라이드 머티어리얼스, 인코포레이티드Gas supply member with baffle

Citations (48)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4397724A (en)1981-08-241983-08-09Bell Telephone Laboratories, IncorporatedApparatus and method for plasma-assisted etching of wafers
US4436584A (en)1983-03-211984-03-13Sperry CorporationAnisotropic plasma etching of semiconductors
US4513021A (en)1982-02-011985-04-23Texas Instruments IncorporatedPlasma reactor with reduced chamber wall deposition
US4528066A (en)1984-07-061985-07-09Ibm CorporationSelective anisotropic reactive ion etching process for polysilicide composite structures
US5026666A (en)*1989-12-281991-06-25At&T Bell LaboratoriesMethod of making integrated circuits having a planarized dielectric
US5242538A (en)1992-01-291993-09-07Applied Materials, Inc.Reactive ion etch process including hydrogen radicals
US5310454A (en)*1992-03-041994-05-10Kabushiki Kaisha ToshibaDry etching method
US5356478A (en)1992-06-221994-10-18Lam Research CorporationPlasma cleaning method for removing residues in a plasma treatment chamber
US5445712A (en)1992-03-251995-08-29Sony CorporationDry etching method
US5468686A (en)1993-12-011995-11-21Nec CorporationMethod of cleaning an etching chamber of a dry etching system
US5514247A (en)1994-07-081996-05-07Applied Materials, Inc.Process for plasma etching of vias
US5593540A (en)1992-10-191997-01-14Hitachi, Ltd.Plasma etching system and plasma etching method
US5626775A (en)1996-05-131997-05-06Air Products And Chemicals, Inc.Plasma etch with trifluoroacetic acid and derivatives
US5644153A (en)*1995-10-311997-07-01Micron Technology, Inc.Method for etching nitride features in integrated circuit construction
US5647953A (en)1995-12-221997-07-15Lam Research CorporationPlasma cleaning method for removing residues in a plasma process chamber
US5679211A (en)1995-09-181997-10-21Taiwan Semiconductor Manufacturing Company, Ltd.Spin-on-glass etchback planarization process using an oxygen plasma to remove an etchback polymer residue
US5679215A (en)1996-01-021997-10-21Lam Research CorporationMethod of in situ cleaning a vacuum plasma processing chamber
US5681424A (en)1993-05-201997-10-28Hitachi, Ltd.Plasma processing method
US5716494A (en)1992-06-221998-02-10Matsushita Electric Industrial Co., Ltd.Dry etching method, chemical vapor deposition method, and apparatus for processing semiconductor substrate
US5756400A (en)1995-12-081998-05-26Applied Materials, Inc.Method and apparatus for cleaning by-products from plasma chamber surfaces
US5780338A (en)1997-04-111998-07-14Vanguard International Semiconductor CorporationMethod for manufacturing crown-shaped capacitors for dynamic random access memory integrated circuits
US5788869A (en)1995-11-021998-08-04Digital Equipment CorporationMethodology for in situ etch stop detection and control of plasma etching process and device design to minimize process chamber contamination
US5798303A (en)1996-09-051998-08-25Micron Technology, Inc.Etching method for use in fabrication of semiconductor devices
US5814888A (en)*1994-06-061998-09-29Texas Instruments IncorporatedSemiconductor device having a multilayer wiring and the method for fabricating the device
US5817578A (en)1995-05-241998-10-06Nec CorporationMethod of cleaning vacuum processing apparatus
US5830279A (en)1995-09-291998-11-03Harris CorporationDevice and method for improving corrosion resistance and etch tool integrity in dry metal etching
US5843239A (en)1997-03-031998-12-01Applied Materials, Inc.Two-step process for cleaning a substrate processing chamber
US5843226A (en)1996-07-161998-12-01Applied Materials, Inc.Etch process for single crystal silicon
US5843847A (en)1996-04-291998-12-01Applied Materials, Inc.Method for etching dielectric layers with high selectivity and low microloading
US5865938A (en)1996-06-251999-02-02Xerox CorporationWafer chuck for inducing an electrical bias across wafer heterojunctions
US5868853A (en)1997-06-181999-02-09Taiwan Semiconductor Manufacturing Co. Ltd.Integrated film etching/chamber cleaning process
US5872061A (en)*1997-10-271999-02-16Taiwan Semiconductor Manufacturing Company, Ltd.Plasma etch method for forming residue free fluorine containing plasma etched layers
US5873948A (en)1994-06-071999-02-23Lg Semicon Co., Ltd.Method for removing etch residue material
US5879575A (en)1995-11-291999-03-09Applied Materials, Inc.Self-cleaning plasma processing reactor
US5933759A (en)1996-12-311999-08-03Intel CorporationMethod of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications
US5935340A (en)1996-11-131999-08-10Applied Materials, Inc.Method and apparatus for gettering fluorine from chamber material surfaces
US5950092A (en)1995-06-021999-09-07Micron Technology, Inc.Use of a plasma source to form a layer during the formation of a semiconductor device
US5965463A (en)1997-07-031999-10-12Applied Materials, Inc.Silane etching process
US6010967A (en)1998-05-222000-01-04Micron Technology, Inc.Plasma etching methods
US6093655A (en)1998-02-122000-07-25Micron Technology, Inc.Plasma etching methods
US6103070A (en)1997-05-142000-08-15Applied Materials, Inc.Powered shield source for high density plasma
US6127278A (en)1997-06-022000-10-03Applied Materials, Inc.Etch process for forming high aspect ratio trenched in silicon
US6136211A (en)1997-11-122000-10-24Applied Materials, Inc.Self-cleaning etch process
US6143665A (en)1997-10-292000-11-07United Semiconductor CorpMethod of etching
US6200412B1 (en)1996-02-162001-03-13Novellus Systems, Inc.Chemical vapor deposition system including dedicated cleaning gas injection
US6235213B1 (en)1998-05-182001-05-22Micron Technology, Inc.Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US6277759B1 (en)1998-08-272001-08-21Micron Technology, Inc.Plasma etching methods
US6434327B1 (en)1990-01-192002-08-13Applied Materials, Inc.Rapid thermal heating apparatus and method including an infrared camera to measure substrate temperature

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5356475A (en)1993-02-221994-10-18Lsi Logic CorporationCeramic spacer assembly for ASM PECVD boat
US5487661A (en)1993-10-081996-01-30Dentsply International, Inc.Portable dental camera and system
KR101238374B1 (en)*2007-09-042013-02-28삼성전자주식회사Method and appratus for supplying mashup service
DE102010034843B4 (en)*2010-02-222012-11-08Auma Riester Gmbh & Co. Kg Device for converting a rotary movement into an axial movement
JP5948922B2 (en)*2012-02-082016-07-06ブラザー工業株式会社 Image forming apparatus

Patent Citations (52)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4397724A (en)1981-08-241983-08-09Bell Telephone Laboratories, IncorporatedApparatus and method for plasma-assisted etching of wafers
US4513021A (en)1982-02-011985-04-23Texas Instruments IncorporatedPlasma reactor with reduced chamber wall deposition
US4436584A (en)1983-03-211984-03-13Sperry CorporationAnisotropic plasma etching of semiconductors
US4528066A (en)1984-07-061985-07-09Ibm CorporationSelective anisotropic reactive ion etching process for polysilicide composite structures
US5026666A (en)*1989-12-281991-06-25At&T Bell LaboratoriesMethod of making integrated circuits having a planarized dielectric
US6434327B1 (en)1990-01-192002-08-13Applied Materials, Inc.Rapid thermal heating apparatus and method including an infrared camera to measure substrate temperature
US5242538A (en)1992-01-291993-09-07Applied Materials, Inc.Reactive ion etch process including hydrogen radicals
US5310454A (en)*1992-03-041994-05-10Kabushiki Kaisha ToshibaDry etching method
US5445712A (en)1992-03-251995-08-29Sony CorporationDry etching method
US5356478A (en)1992-06-221994-10-18Lam Research CorporationPlasma cleaning method for removing residues in a plasma treatment chamber
US5767021A (en)*1992-06-221998-06-16Matsushita Electric Industrial Co., Ltd.Dry etching method, chemical vapor deposition method, and apparatus for processing semiconductor substrate
US5716494A (en)1992-06-221998-02-10Matsushita Electric Industrial Co., Ltd.Dry etching method, chemical vapor deposition method, and apparatus for processing semiconductor substrate
US5593540A (en)1992-10-191997-01-14Hitachi, Ltd.Plasma etching system and plasma etching method
US5681424A (en)1993-05-201997-10-28Hitachi, Ltd.Plasma processing method
US5468686A (en)1993-12-011995-11-21Nec CorporationMethod of cleaning an etching chamber of a dry etching system
US5814888A (en)*1994-06-061998-09-29Texas Instruments IncorporatedSemiconductor device having a multilayer wiring and the method for fabricating the device
US5873948A (en)1994-06-071999-02-23Lg Semicon Co., Ltd.Method for removing etch residue material
US5514247A (en)1994-07-081996-05-07Applied Materials, Inc.Process for plasma etching of vias
US5817578A (en)1995-05-241998-10-06Nec CorporationMethod of cleaning vacuum processing apparatus
US6117764A (en)1995-06-022000-09-12Micron Technology, Inc.Use of a plasma source to form a layer during the formation of a semiconductor device
US5950092A (en)1995-06-021999-09-07Micron Technology, Inc.Use of a plasma source to form a layer during the formation of a semiconductor device
US5679211A (en)1995-09-181997-10-21Taiwan Semiconductor Manufacturing Company, Ltd.Spin-on-glass etchback planarization process using an oxygen plasma to remove an etchback polymer residue
US5830279A (en)1995-09-291998-11-03Harris CorporationDevice and method for improving corrosion resistance and etch tool integrity in dry metal etching
US5968844A (en)1995-10-311999-10-19Micron Technology, Inc.Method for etching nitride features in integrated circuit construction
US5644153A (en)*1995-10-311997-07-01Micron Technology, Inc.Method for etching nitride features in integrated circuit construction
US5788869A (en)1995-11-021998-08-04Digital Equipment CorporationMethodology for in situ etch stop detection and control of plasma etching process and device design to minimize process chamber contamination
US5879575A (en)1995-11-291999-03-09Applied Materials, Inc.Self-cleaning plasma processing reactor
US5756400A (en)1995-12-081998-05-26Applied Materials, Inc.Method and apparatus for cleaning by-products from plasma chamber surfaces
US5647953A (en)1995-12-221997-07-15Lam Research CorporationPlasma cleaning method for removing residues in a plasma process chamber
US5679215A (en)1996-01-021997-10-21Lam Research CorporationMethod of in situ cleaning a vacuum plasma processing chamber
US6200412B1 (en)1996-02-162001-03-13Novellus Systems, Inc.Chemical vapor deposition system including dedicated cleaning gas injection
US5843847A (en)1996-04-291998-12-01Applied Materials, Inc.Method for etching dielectric layers with high selectivity and low microloading
US5626775A (en)1996-05-131997-05-06Air Products And Chemicals, Inc.Plasma etch with trifluoroacetic acid and derivatives
US5865938A (en)1996-06-251999-02-02Xerox CorporationWafer chuck for inducing an electrical bias across wafer heterojunctions
US5843226A (en)1996-07-161998-12-01Applied Materials, Inc.Etch process for single crystal silicon
US5798303A (en)1996-09-051998-08-25Micron Technology, Inc.Etching method for use in fabrication of semiconductor devices
US5935340A (en)1996-11-131999-08-10Applied Materials, Inc.Method and apparatus for gettering fluorine from chamber material surfaces
US5933759A (en)1996-12-311999-08-03Intel CorporationMethod of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications
US5843239A (en)1997-03-031998-12-01Applied Materials, Inc.Two-step process for cleaning a substrate processing chamber
US5780338A (en)1997-04-111998-07-14Vanguard International Semiconductor CorporationMethod for manufacturing crown-shaped capacitors for dynamic random access memory integrated circuits
US6103070A (en)1997-05-142000-08-15Applied Materials, Inc.Powered shield source for high density plasma
US6127278A (en)1997-06-022000-10-03Applied Materials, Inc.Etch process for forming high aspect ratio trenched in silicon
US5868853A (en)1997-06-181999-02-09Taiwan Semiconductor Manufacturing Co. Ltd.Integrated film etching/chamber cleaning process
US5965463A (en)1997-07-031999-10-12Applied Materials, Inc.Silane etching process
US5872061A (en)*1997-10-271999-02-16Taiwan Semiconductor Manufacturing Company, Ltd.Plasma etch method for forming residue free fluorine containing plasma etched layers
US6143665A (en)1997-10-292000-11-07United Semiconductor CorpMethod of etching
US6136211A (en)1997-11-122000-10-24Applied Materials, Inc.Self-cleaning etch process
US6093655A (en)1998-02-122000-07-25Micron Technology, Inc.Plasma etching methods
US6235213B1 (en)1998-05-182001-05-22Micron Technology, Inc.Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US6010967A (en)1998-05-222000-01-04Micron Technology, Inc.Plasma etching methods
US6258728B1 (en)1998-05-222001-07-10Micron Technology, Inc.Plasma etching methods
US6277759B1 (en)1998-08-272001-08-21Micron Technology, Inc.Plasma etching methods

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Product Bulletin: TCP(TM) High-Density Oxide Etch System Productivity Solution for Advanced Oxide Etch, Lam Research Corporation, Fremont, CA, 9 pages (Pre-1997).
Product Bulletin: TCP™ High-Density Oxide Etch System Productivity Solution for Advanced Oxide Etch, Lam Research Corporation, Fremont, CA, 9 pages (Pre-1997).
U.S. patent application Ser. No. 09/516,635, Allen, filed Mar. 1, 2000.
U.S. patent application Ser. No. 09/516,638, Allen, filed Mar. 1, 2000.
U.S. patent application Ser. No. 09/677,478, Blalock et al., filed Oct. 2, 2000.
Wolf et al., Silicon Processing for the VLSI Era, 1 Process Technology 549 (pre-1998).

Cited By (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US8847291B2 (en)*2012-11-022014-09-30Atmel CorporationStress relief for plastic encapsulated devices
US10714436B2 (en)2012-12-122020-07-14Lam Research CorporationSystems and methods for achieving uniformity across a redistribution layer
US20240096707A1 (en)*2017-09-292024-03-21Taiwan Semiconductor Manufacturing Co., Ltd.Footing Removal in Cut-Metal Process

Also Published As

Publication numberPublication date
US20010046779A1 (en)2001-11-29
US6680255B2 (en)2004-01-20
US6093655A (en)2000-07-25
US20020031878A1 (en)2002-03-14

Similar Documents

PublicationPublication DateTitle
US6660644B2 (en)Plasma etching methods
US6461974B1 (en)High temperature tungsten etching process
EP1186014B1 (en)Techniques for etching a low capacitance dielectric layer
US7153779B2 (en)Method to eliminate striations and surface roughness caused by dry etch
JP4579611B2 (en) Dry etching method
US6653734B2 (en)Convertible hot edge ring to improve low-K dielectric etch
US7531460B2 (en)Dry-etching method
KR101476435B1 (en) Multi-layer resist plasma etch method
CN100524645C (en)Method of etching a silicon-containing dielectric material
EP0814500B1 (en)Method for etching polycide structures
KR20040017805A (en)Method of etching organic antireflection coating (arc) layers
US20020132486A1 (en)Nitride open etch process based on trifluoromethane and sulfur hexafluoride
JPS6252455B2 (en)
US6258728B1 (en)Plasma etching methods
JP2013030778A (en)Method for bilayer resist plasma etch
JP2006501634A (en) Method and apparatus for etching a substrate
KR20030022361A (en)Method of etching titanium nitride
JP2008545253A (en) Method for resist stripping in the presence of conventional low-k dielectric materials and / or porous low-k dielectric materials
KR20090028532A (en) Method and apparatus for providing mask in semiconductor processing
JP4351806B2 (en) Improved technique for etching using a photoresist mask.
JP2002520848A (en) Two-step self-aligned contact etching
US7183220B1 (en)Plasma etching methods
KR100881472B1 (en) A method for depositing a stacked structure over a patterned mask surface lying on a given substrate
US6903023B2 (en)In-situ plasma etch for TERA hard mask materials
JPH10150019A (en) Plasma Reaction Treatment Method to Improve Photoresist Selectivity and Improve Polymer Adhesion

Legal Events

DateCodeTitleDescription
FEPPFee payment procedure

Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

CCCertificate of correction
FPAYFee payment

Year of fee payment:4

FPAYFee payment

Year of fee payment:8

REMIMaintenance fee reminder mailed
LAPSLapse for failure to pay maintenance fees
STCHInformation on status: patent discontinuation

Free format text:PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FPLapsed due to failure to pay maintenance fee

Effective date:20151209


[8]ページ先頭

©2009-2025 Movatter.jp