Movatterモバイル変換


[0]ホーム

URL:


US6437780B1 - Method for determining tiles in a computer display that are covered by a graphics primitive - Google Patents

Method for determining tiles in a computer display that are covered by a graphics primitive
Download PDF

Info

Publication number
US6437780B1
US6437780B1US09/271,637US27163799AUS6437780B1US 6437780 B1US6437780 B1US 6437780B1US 27163799 AUS27163799 AUS 27163799AUS 6437780 B1US6437780 B1US 6437780B1
Authority
US
United States
Prior art keywords
tile
vertex
tiles
line segment
covered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/271,637
Inventor
Oana Baltaretu
David L. Dignam
Sanjay O. Gupta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia US Investment Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia US Investment CofiledCriticalNvidia US Investment Co
Priority to US09/271,637priorityCriticalpatent/US6437780B1/en
Assigned to GIGAPIXEL CORPORATIONreassignmentGIGAPIXEL CORPORATIONASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: BALTARETU, OANA, DIGNAM, DAVID L., GUPTA, SANJAY O.
Assigned to NVIDIA U.S. INVESTMENT COMPANY, A CORPORATION OF DELAWAREreassignmentNVIDIA U.S. INVESTMENT COMPANY, A CORPORATION OF DELAWAREASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: 3DFX INTERACTIVE, INC., A CORPORATION OF CALIFORNIA
Assigned to NVIDIA U.S. INVESTMENT COMPANYreassignmentNVIDIA U.S. INVESTMENT COMPANYASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: GIGAPIXEL CORPORATION
Application grantedgrantedCritical
Publication of US6437780B1publicationCriticalpatent/US6437780B1/en
Assigned to NVIDIA CORPORATIONreassignmentNVIDIA CORPORATIONMERGER (SEE DOCUMENT FOR DETAILS).Assignors: NVIDIA US INVESTMENT COMPANY
Anticipated expirationlegal-statusCritical
Expired - Lifetimelegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

A geometry tiler identifies tiles on a computer's screen that are covered by a graphics primitive by use of edges of the graphics primitive. Precise identification of tiles of various types (such as edge tiles covered by a segment) eliminates identification of one or more tiles that are merely located adjacent to the graphics primitive, but are not touched by the graphics primitive. For example, the geometry tiler can identify each of three types of tiles: vertex tiles, edge tiles and interior tiles. In one implementation, the geometry tiler identifies all tiles that are covered by a graphics primitive in the form of a convex polygon by: (a) determining attributes of at least one segment in the convex polygon, (b) determining iteration descriptors for each segment by using the attributes, (c) for each segment in the convex polygon, scanning the segment and identifying each edge tile that is covered by the segment, and (d) for each column of tiles in the screen, going from one edge tile in the column to another edge tile in the column and identifying each interior tile that is located within an area enclosed by the segments of the primitive. In one specific implementation, the geometry tiler simultaneously identifies edge tiles that are covered by two segments of the convex polygon that are located opposite to each other (such as a top segment and a bottom segment).

Description

CROSS REFERENCE TO RELATED APPLICATION
This application is related to, and incorporates by reference herein in their entirety, the following concurrently filed, commonly owned U.S. patent applications:
Ser. No. 08/978,491, filed on Nov. 25, 1997, by Ming Benjamin Zhu, entitled “Rendering Pipeline”;
Ser. No. 09/271,636, filed on Mar. 17, 1999, by Ming Benjamin Zhu et al., entitled “Optimized System and Method For Binning of Graphics Data”;
Ser. No. 09/271,026, filed on Mar. 17, 1999, by Ming Benjamin Zhu et al., entitled “A Circuit and Method For Deferring the Binding of Render States To Primitives In a Graphics System”; and
Ser. No. 09/271,613, filed on Mar. 17, 1999, by Scott C. Heeschen et al., entitled “A Circuit And Method For Processing Render Commands In A Tile-Based Graphics System”.
CROSS REFERENCE TO MICROFICHE APPENDIX
Appendix A, which is part of the present disclosure, is included in a microfiche appendix consisting of 1 sheet of microfiche having a total of 31 frames, and the microfiche appendix is incorporated herein by reference in its entirety. Microfiche Appendix A is a listing of pseudo code for computer programs and related data that can be prepared in the language VERILOG for implementing circuitry including a synchronizer that receives and stores graphics data for the generation of a screen display, for use with one illustrative implementation of this invention as described more completely below.
A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.
BACKGROUND OF THE INVENTION
A personal computer10 (FIG. 1A) includes agraphics processor14 that generates a display of a three-dimensional (abbreviated as “3D”) image on ascreen11 under the control of acentral processing unit15.Graphics processor14 forms the displayed image from descriptions of one or more graphics primitives, such as a line16 (FIG. 1B) that connects points “A” and “B”, a triangle17 (FIG. 1C) that connects points “C,” “D,” and “E,” a fan18 (FIG. 1D) and a strip19 (FIG.1E).
The image displayed onscreen11 is typically formed by a two-dimensional array of picture elements (called “pixels”) P101-P109 (not all pixels are labeled in FIG. 1F) each of which has one or more attributes (such as color or texture). To reduce the hardware required to process all pixels at once, ascreen11 is subdivided into rectangular areas (called “tiles”) T1-TN, and each tile TI contains an equal number of pixels (e.g. 16 pixels) that form a portion of the displayed image. Each tile TI (in this example formed by the sixteen pixels being arranged in a square four pixels tall and four pixels wide) is held and processed one at a time in an on-chip memory included ingraphics processor14.
In such a “tiled” architecture, it is necessary to determine the identities of tiles that are covered by one or more graphics primitives (such astriangles110 and120 in FIG. 1F) that are to be displayed onscreen11. In the example illustrated in FIG. 1F,triangle110 has vertices111-113 and sides114-116, whereastriangle120 hasvertices112,113 and117, andsides116,118 and119. The touching of a tile TI (wherein 1≦I≦N) bytriangles110 and120 is indicated by the presence (or absence) of the triangles' identifiers in a “bin” associated with tile TI, as shown in Table 1 below:
TABLE 1
TileBinTileBinTileBin
T1T11T21110, 120
T2T12T22120
T3110T13T23120
T4110T14110T24
T5T15110T25
T6T16110, 120T26110, 120
T7T17120T27120
T8T18T28120
T9110T19T29120
T10110T20110T30
For convenience, not all bins are shown in Table 1. One prior art method (also called “brute force” method) for the “binning” of triangles (that is performed to obtain Table 1) examines each tile TI (wherein 1≦I≦N) inscreen11, and checks whether any oftriangles110 and120 covers tile TI.
Another prior art method (also called “bounding box” method) uses a rectangle (called “bounding box”) that touches the vertices of a triangle to be binned, and identifies all tiles within such a bounding box. For example, abounding box121 can be drawn around vertices111-113 oftriangle110, followed by identification of tiles T2-T4, T8-T10, T14-T16, T20-T22 and T26-T28 that are located within boundingbox121.
The bounding box method results in certain tiles (e.g. tiles T2 and T8) being identified although these tiles are not touched by the triangle being binned (e.g. triangle110). However, the bounding box method eliminates the need to examine (for triangle110) tiles that are outside of bounding box121 (such as tiles T1, T5-T7, T11-T13, T17-T19, T23-T25 and T29-TN). Therefore, the bounding box method is more efficient than the brute force method. Bounding boxes (also called “extent” boxes) are described in the book entitled “Computer Graphics, Principles and Practice” by Foley, van Dam, Feiner and Hughes, Addison-Wesley Publishing Company, Second Edition in C, 1996 (see pages 660-663; see also pages 336-337).
SUMMARY
A circuit (hereinafter “geometry tiler”) in accordance with this invention implements a method described herein to identify one or more tiles (in the form of, e.g. rectangular areas) on a computer's screen that are covered by (or touched by) a convex polygon (defined to be a polygon wherein each diagonal is fully contained within the polygon, and wherein each diagonal connects two vertices that do not belong to the same line segment of the polygon). Specifically, the geometry tiler identifies tiles (either precisely or approximately) by use of edges of the graphics primitive.
In one embodiment, the geometry tiler identifies the following types of tiles that are covered by or touched by a convex polygon: (a) vertex tiles, (b) edge tiles, and (c) interior tiles. Vertex tiles are tiles that are covered by the vertices of the convex polygon. Edge tiles are tiles that are not at the vertices, and are covered by or touched by line segments that form edges of the convex polygon. Interior tiles are tiles that are not covered by the edges or the vertices of a convex polygon, but are covered by an area enclosed by the convex polygon.
In one implementation, the geometry tiler includes a separate and distinct component for identifying (e.g. by driving on a predetermined bus a signal indicative of the item to be identified) two types of tiles: a vertex tiler that identifies vertex tiles, and a segment scanner that identifies edge tiles. The geometry tiler also includes an interior enumerator that identifies all tiles (including interior tiles, edge tiles and vertex tiles) that are covered by the convex polygon. Note that other implementations of a geometry tiler may have fewer components or more components than described herein. In this implementation, edge tiles along two opposing segments (e.g. a bottom segment and a top segment) of the convex polygon are identified simultaneously, so that all edge tiles are identified when scanning from a left most vertex to a right most vertex is completed.
Identification of edge tiles as described herein eliminates identification of one or more tiles (hereinafter “untouched” tiles) that are merely located adjacent to a convex polygon, but are not covered or touched by the convex polygon. Specifically, identification of tiles in a precise manner as described herein (e.g. identification of only those tiles that are covered by a to-be-displayed polygon) eliminates the prior art identification of tiles that are neither covered nor touched by the convex polygon.
Elimination of one or more untouched tiles from the identified tiles as described herein reduces both time and storage as follows. Elimination of untouched tiles reduces the time otherwise required in the prior art to identify the tiles to be processed for displaying a primitive, and the time to process the identified tiles for display. Moreover, elimination of one or more untouched tiles from the identified tiles also reduces the number of storage locations otherwise required in the prior art to hold the identities of the tiles to be processed, and the memory bandwidth otherwise required to transfer the tile identities to other circuits.
In one embodiment, a geometry tiler evaluates a function (also called “test function”) to determine the location of a current tile relative to the convex polygon (specifically, relative to a line segment of the convex polygon). One example of such a test function is the line function F(x,y)=ax+by+c that is based on Cartesian coordinates (x,y) and on the mathematical representation y=mx+n (wherein m=(−a/b) is the slope and n=(−c/b) is the y intercept at x=0 if b is not 0) of a line passing through a segment of the convex polygon. Line function F(x,y) has a value that is equal to zero when a point (x,y) is on the line, and the value is positive on one side of the line and negative on another side of the line. In one implementation, line function F(x,y) is set up (for each line segment of the convex polygon) to have a positive value on a line's side that contains the interior of the convex polygon.
In another implementation, function F(x,y) is set up for an edge, and values of the function are determined at various corners of a current tile. If the values are positive at all four corners, the current tile is above and to the left of the edge if the slope of the edge is positive and if the interior of the polygon is below the edge. Similarly, if the values are negative at all four corners, the current tile is below and to the right of the edge. If some values of F(x,y) at the four corners of a tile are positive, and other values are negative, the current tile covers the edge (assuming the current tile is a tile between two vertex tiles). One or more of these three tests (of the sign of the line function's value) are used to identify as edge tiles only those tiles that are covered by the edges of the convex polygon. Thereafter, identification of all tiles that are located between edge tiles yields interior tiles covered by the convex polygon.
In one embodiment, the geometry tiler starts at a vertex of the convex polygon, and identifies as the current tile a tile that contains the vertex. If an edge of the convex polygon extends from the current tile upwards and to the right (as determined from a positive slope m), the sign of the function's value is positive at all points to the left and above the edge, if the interior of the polygon is above the edge. The sign is negative at all points below and to the right of the edge if the interior of the polygon is below the edge. The function's sign at the upper right corner of the current tile indicates whether the edge passes through the upper side of the current tile or the right side of the current tile.
A geometry tiler of this embodiment identifies a covered side of a tile by evaluating the function at just one corner of the current tile. In an alternative embodiment, the geometry tiler evaluates the function at each of three corners of the tile (in the example, the upper left, upper right and lower right corners of the tile). The geometry tiler determines the corners of the tile at which the evaluated function has different signs, and identifies the side passing through these corners to be the tile's side covered by the edge. The edge covers a tile's side that passes through corners at which the evaluated function has different signs.
In one particular implementation, the function is Fnew=Fold+Δy*stepx−Δx*stepy, wherein stepx is the distance along the x axis of a new position from an old position, stepy is the distance along the y axis of the new position from the old position, and Fold is a value of the function at the old position, Δx is the projection distance of the edge along the x axis and Δy is the projection distance of the edge along the y axis. An old position can be, for example, a left most end point of the edge, with Fold set to zero (by definition) at the left most end point.
The just-described implementation eliminates computation of the slope of a segment, and is therefore faster than other implementations (because the just-described implementation does not involve division). Moreover, in one example of this implementation stepx and stepy are both powers of 2 (such as 4, 16, 32 or 64), and the multiplication is accomplished by a shift operation that needs to be performed only once for each edge. So, the geometry tiler of this embodiment evaluates the line function to determine a side (also called “covered side”) of a current tile through which an edge of a convex polygon passes.
The geometry tiler then selects a tile adjacent to the covered side to be the current tile (i.e. the covered side is common to both tiles). If the selected tile (hereinafter “current tile”) is not covered by another end point of the edge, the geometry tiler returns to determining the current tile's side that is covered by the edge. In this manner, the geometry tiler iteratively moves from one end point of an edge to the other end point, while identifying tiles that are covered by the edge. As noted above, the geometry tiler also iterates between edge tiles covered by two different edges, and identifies all tiles located therebetween as interior tiles.
In one implementation, the geometry tiler performs the following four operations prior to identifying all tiles that are covered by or touched by a convex polygon: (a) determines attributes of the convex polygon (e.g. computes values related to line segments that form the convex polygon), (b) determines iteration descriptors by using the attributes (e.g. sorts vertices of the convex polygon to generate a list that contains vertices ordered along a scanning direction, and identifies “vertex tiles” as tiles covered by a vertex), (c) for each segment in the convex polygon, scans the segment and identifies each tile (called “edge tile”) that is covered by the segment, and (d) for each column of tiles in the screen, scans from one edge tile in the column to another edge tile in the column and identifies all tiles (including edge tiles) that cover an area enclosed by the segments of the polygon.
As noted above, the geometry tiler of this implementation identifies all the tiles that are covered by a convex polygon. The tiles identified by the just-described geometry tiler do not include a significant number (e.g. up to half the total number in some cases) of tiles that are otherwise identified by the prior art method (such as the bounding box method). The elimination of identification of up to half the number of tiles (in some cases) reduces the prior art time required to process a convex polygon by half. Moreover, elimination of identification of up to half the tiles also reduces by half the number of storage locations otherwise required to hold the identities of tiles to be processed for a convex polygon and reduces by half the memory bandwidth otherwise required to transfer the identities to other circuits.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A illustrates a personal computer that includes a prior art graphics processor.
FIGS. 1B-1E illustrate graphics primitives used by the prior art graphics processor of FIG. 1A to display an image on the screen of the computer illustrated in FIG.1A.
FIG. 1F illustrates, in an example, tiles on the screen of FIG. 1A, and use of a prior art bounding box method by the graphics processor of FIG. 1A to identify the tiles that are covered by a triangle.
FIG. 2A illustrates a computer that includes a graphics pipeline that in turn includes a geometry tiler in accordance with the invention.
FIGS. 2B and 2C illustrate, in a high-level flow chart and a high-level block diagram respectively, one embodiment of the geometry tiler illustrated in FIG.2A.
FIG. 2D illustrates tiles onscreen11 illustrated in FIG. 2A, and use of a method of this invention by the geometry tiler of FIG. 2B to identify tiles that are touched by a triangle.
FIGS. 2E and 2F illustrate, in a high-level flow chart and a high-level block diagram respectively, another embodiment of the geometry tiler illustrated in FIG.2A.
FIGS. 2G and 2H illustrate, in a high-level flow chart and a high-level block diagram respectively, still another embodiment of the geometry tiler illustrated in FIG.2A.
FIGS. 3A,3B and3C illustrate, in a high-level flow chart, an intermediate-level flow chart, and a low-level flow chart respectively, operations performed in one embodiment of the geometry tiler.
FIG. 3D illustrates, in a low level flow chart,operation322 illustrated in FIGS. 3B and 3C.
FIG. 3E illustrates, in a low level flow chart, operations performed in another embodiment of the geometry tiler for binning a line segment.
FIGS. 4A-4G illustrate, in block diagrams, circuitry for implementing the flow chart illustrated in FIG.3C.
FIG. 5 illustrates points and bounding boxes used in an approximate implementation of the invention.
DETAILED DESCRIPTION
A computer200 (FIG. 2A) in accordance with this invention includes a circuit (hereinafter “geometry tiler”)212 that implements a method described herein, and identifiestiles201A-201N (wherein A≦I≦N) on a computer'sscreen11 that are touched by a graphics primitive, such asconvex polygon202. Specifically, for each convex polygon received on aninput bus214,geometry tiler212 identifies, on anoutput bus215, tiles that are covered by the convex polygon (including vertex tiles, edge tiles and interior tiles that are described below).
Computer200 can be any computer having agraphics pipeline210 that includesgeometry tiler212, for example, a personal computer (PC), a graphics work station, or a game machine.Computer200 includes a central processing unit (CPU)204 and amemory203 that are coupled to each other and tographics pipeline210.
In addition togeometry tiler212,graphics pipeline210 includes aninput interface unit211 that provides data (in the form of signals indicative of one or more convex polygons) toinput bus214 ofgeometry tiler212.Graphics pipeline210 also includes anoutput interface unit213 that receives signals indicative of the tiles identified by geometry tiler212 (via output bus215), and stores the signals in a binning memory231 (that is part of a graphics memory230). A rendering unit216 (also included in graphics pipeline210) reads the stored signals (indicative of binned tiles) from binningmemory231, and generates pixels that are stored in aframe buffer memory232 for display onscreen11.
Input interface unit211,output interface unit213 andrenderer216 can be implemented in any manner (for example as described in the concurrently filed U.S. Patent Application, [ATTORNEY DOCKET NUMBER M-7153], entitled “Optimized System and Method For Binning of Graphics Data” incorporated by reference above). Note thatitems211,213 and216 can be implemented differently in other embodiments, and are not critical aspects of such other embodiments. For example, a remesher (not shown; discussed in detail in the just-referenced application) may receive a list of tiles identified by a triangle binner implementation ofgeometry tiler212, and eliminate one or more redundant tiles from the list, and for each eliminated tile changes the geometry description for the tile to indicate a polygon that had been subdivided into a number of triangles provided as input to the triangle binner.
Geometry tiler212A identifies edges of a polygon (such as a triangle) from the x, y coordinates of the vertices, and thereafter uses the edges to identify tiles (also called “covered tiles”) that are covered by the polygon. Although in many implementations the just-described covered tiles are enclosed within or located at the edge of the polygon, in one implementation (described below as an “approximate” implementation) one or more such covered tiles may be located outside the polygon (i.e. not even touched by the polygon).
In a first embodiment,geometry tiler212A (FIG. 2B) identifies (as illustrated byacts224 and225) two types of tiles: vertex tiles and edge tiles. A tile is a vertex tile if a vertex of the convex polygon falls within an area enclosed by the tile. A tile is an edge tile if an edge of the convex polygon either passes through the tile or touches the tile (e.g. passes through a common corner of two adjacent tiles).
In one implementation,geometry tiler212A includes avertex tiler221 and asegment scanner222 that operate on a triangle202 (FIG.2D), and respectively identify vertex tiles T26, T4 and T23, and edge tiles T27, T21, T15, T9, T10, T11, T17 and T28. As used herein the term “identify” is intended to mean the act of sending a packet (e.g. by driving predetermined signals) on a predetermined bus, wherein the packet uniquely identifies a specific tile, e.g. tile TI. Note that although each of tiles T1-TN illustrated in FIG. 2D is shown as 4 pixels wide and 4 pixels tall, tiles of any other dimensions can be used in accordance with the invention. In one specific implementation, each tile is 32 pixels wide and 32 pixels tall. Note also that the tiles need not have a square shape, e.g. a tile can be 24 pixels wide and 32 pixels tall. Moreover, each tile can have a number of pixels that are different from the number of pixels in another tile, depending on the embodiment.
Vertex tiler221 can identify vertex tiles after using any technique that identifies a tile covered by a point. For example,vertex tiler221 may identify a vertex tile after simply dropping a predetermined number of least significant bits (LSBs) of the x and y coordinates of the vertex contained within the vertex tile (e.g. driving on two buses only a predetermined number, e.g. 8 of the most significant bits of each of the two coordinates of a vertex). Similarly,segment scanner222 can identify edge tiles after using any technique, e.g. after evaluating a line function as discussed below.
Note that although atriangle202 is illustrated in FIG. 2D, tiles covered by any other convex polygon (such as a rectangle or a quadrilateral) can be identified by the method and geometry tiler described herein. Furthermore, the invention is not limited to convex polygons, and can be used with appropriate modifications for identifying tiles covered by any graphics primitive (such as a line segment or a concave polygon). Moreover, vertex tiler221 (FIG. 2C) andsegment scanner222 can operate either sequentially or simultaneously, depending on the variant.
In a first variant,geometry tiler212A operates sequentially by first identifying (seeact224 in FIG. 2B) all vertex tiles T26, T4 and T23, and thereafter identifying (seeact225 in FIG. 2B) edge tiles T21, T15, T9, T10, T11, T17, T28 and T27. Therefore, for each convex polygon (e.g. triangle202 in FIG.2D), firstvariant geometry tiler212A performs a single transition227 (FIG. 2B) fromact224 to act225.
In a second variant,geometry tiler212A identifies (seeact224 in FIG. 2B) two vertex tiles T26 and T4 first, and thereafter identifies (seeact225 in FIG. 2B) edge tiles T21, T15, T9 and T10 that lie between tiles T26 and T4. Next, secondvariant geometry tiler212A returns (viatransition227B) to identifying the next vertex tile T23 (seeact224 in FIG.2B), and then identifies (seeact225 in FIG. 2B) additional edge tiles T11 and T17 that lie between vertex tiles T4 and T23. Thereafter, secondvariant geometry tiler212A identifies (seeact225 in FIG. 2B) additional edge tiles T27 and T28 that lie between vertex tiles T26 and T23. Therefore, for each convex polygon, secondvariant geometry tiler212A performs two ormore transitions227A and227B betweenacts224 and225.
In another variant,geometry tiler212A identifies edge tiles one column at a time, in a predetermined direction of scanning (e.g. left to right) of columns, e.g. from a column C0 containing the left most vertex V1 to a column C3 containing the right most vertex V3. In this example,geometry tiler212A first identifies all edge tiles in a column C1 that are covered by edges E1 and E2 (that intersect at vertex V1), e.g. identifies edge tiles T21, T15 and T9 covered by edge E1, and identifies edge tile T27 covered by edge E2.
Next,geometry tiler212A of this variant identifies edge tiles in an adjacent column C2 to the right that are covered by edges E1 and E2, e.g. edge tiles T10 and T28 covered by the respective edges E1 and E2. When a vertex is reached (e.g. in this case vertex V2 is reached in column C2),geometry tiler212A identifies tiles covered by the next edge (e.g. edge E3) either same or in the next column. Therefore,geometry tiler212A identifies, in column C3, tiles T11 and T17 that are covered by edge E3, and tile T29 that is covered by edge E2. Note that instead of columns and a horizontal scanning direction, rows and a vertical scanning direction can be used in other variants.
Identification oftiles201A-201N (FIG. 2A) in two or more groups (e.g. vertex tiles and edge tiles) in a precise implementation eliminates identification of one or more tiles (hereinafter “untouched” tiles) that are merely located adjacent to a convex polygon (e.g. tile T3 in FIG. 2D located adjacent to triangle202), but are not covered by the convex polygon. In the example shown in FIG. 2D, untouched tile T2 is normally identified in the prior art when tiles are identified in a single group (en masse), e.g. when using the bounding box method without reference to edges of the convex polygon.
Elimination of the identification of one or more untouched tiles (e.g. tile T3) reduces the time required to process a convex polygon for display onscreen11 as compared to the time required by the prior art (e.g. by the bounding box method). Note that tiles may also be identified in an approximate manner by use of a method or component of the type described herein, without departing from the spirit of the invention.
In a second embodiment, ageometry tiler212B (FIG. 2E) identifies at least the following two groups of tiles: identifies above-described edge tiles (e.g. tiles T27, T21, T15, T9, T10, T11, T17, T28 and T29), and in addition identifies interior tiles (e.g. tiles T16 and T22). Identifications of edge tiles and interior tiles can also be performed in different orders depending on the variant. Specifically, in a third variant,geometry tiler212B identifies all edge tiles T27, T21, T15, T9, T10, T11, T17, T28 and T29 first. So, thirdvariant geometry tiler212B identifies interior tiles T16 and T22 only after identification of all edge tiles.
In a fourth variant,geometry tiler212B first identifies all edge tiles (e.g. tiles T27, T21, T5 and T9) in a column (e.g. column C1), and thereafter identifies the highest and lowest edge tiles (in this example tiles T9 and T27). Next,geometry tiler212B identifies interior tiles (none in this example because the “in-between” tiles T15 and T21 are edge tiles) that are located in the column between the highest and lowest edge tiles. Next, fourthvariant geometry tiler212B identifies two additional edge tiles (e.g. tiles T10 and T28) in the next column (e.g. column C2), either simultaneous with or subsequent to identification of the just-described interior tiles. Fourthvariant geometry tiler212B identifies, in column C2, the tiles T22 and T16 as interior tiles.
In this manner, fourthembodiment geometry tiler212B interleaves the identification of interior tiles with identification of edge tiles, thereby to achieve efficiency and avoid storage space. In one implementation of the second embodiment,geometry tiler212B (FIG. 2F) includes the above-describedsegment scanner222 and aninterior enumerator223 that identifies interior tiles.
In a third embodiment,geometry tiler212C (FIG. 2G) identifies three groups of tiles: vertex tiles, edge tiles and interior tiles. In this embodiment as well, identification of the three groups of tiles can be performed by starting with vertex tiles and thereafter identifying the edge tiles and interior tiles, depending on the variant. In a fifth variant,geometry tiler212C first identifies (seeact224 in FIG. 2G) all vertex tiles T26, T4 and T23, and thereafter identifies (seeact225 in FIG. 2G) edge tiles T27, T21, T15, T9, T10, T11, T17, T28, and T29, and thereafter identifies all interior tiles (e.g. tiles T16 and T22). In one implementation of the third embodiment,geometry tiler212C (FIG. 2H) includes each of the above-describedvertex tiler221,segment scanner222 andinterior enumerator223.
Thirdembodiment geometry tiler212C performs a method300 (FIG. 3A) and identifies only thetiles201A-201N (FIG. 2A) that are covered byconvex polygon202. Specifically,geometry tiler212C (a) determines (seeoperation310 in FIG. 3A) attributes of a convex polygon, (b) determines (seeoperation320 in FIG. 3A) value of a test function for at least one segment by using the attributes, (c) scans each segment in the convex polygon (seeoperation330 in FIG. 3A) and identifies each edge tile that is covered by the segment, and (d) visits (seeoperation340 in FIG. 3A) the interior of the convex polygon to ensure that all interior tiles are identified. Note thatoperations330 and340 can be performed in any order. In one implementation,operations330 and340 are performed sequentially, whereinoperation330 is first performed, and all edge tiles are identified, and thereafteroperation340 is performed, and all interior tiles are identified. In another implementation,operations330 and340 are interleaved to allow the following acts to occur simultaneously: identification of interior tiles that are located between one pair of edge tiles (in operation340), and identification of an adjacent pair of edge tiles (in operation330).
Geometry tiler212C usesact330 inmethod300 to ensure that only tiles that are covered by or touched by a convex polygon are identified. Such selective identification eliminates a significant number (up to half in some cases) of untouched tiles that are otherwise identified by a prior art method (such as the bounding box method). The elimination of identification of up to half the tiles significantly reduces (e.g. reduces to half) the time required by a prior art method and circuit to further process the binned tiles for display of the convex polygon. Moreover, elimination of the identification of untouched tiles also significantly reduces the number of storage locations otherwise required to hold the identities of the binned tiles.
In operation310 (FIG.3A),geometry tiler212C sorts (seeact311 in FIG. 3B) vertices of a convex polygon in a predetermined direction of scanning (e.g. left to right), and identifies (seeact312 in FIG. 3B) tiles that cover the vertices of a polygon that is being binned. In one implementation of this variant,geometry tiler212C (FIG. 3A) operates only on triangles and performs the method illustrated in FIG. 3C, and is referred to in microfiche Appendix A as a “triangle binner.” In the following description, acts performed bygeometry tiler212C (FIG. 3B) are illustrated by but are not limited to corresponding acts performed by triangle binner (FIG.3C).
The triangle binner first sorts (seeact311 in FIG. 3C) vertices of the triangle from left to right, selects (seeact312 in FIG. 3C) as the first tile, middle tile, and last tile respectively the tiles that contain the left-most vertex, the middle vertex and the right-most vertex respectively, and identifies the selected tiles as vertex tiles. In this implementation, the triangle binner then selects (seeact313 in FIG. 3C) the first tile as the current tile. Sorting of a convex polygon's vertices as described herein eliminates the need to check tiles that are located outside the projection distance of the convex polygon in the scanning direction. In the just-described example, when the scanning direction is from left to right, the sorting eliminates the need to check tiles that are to the left of left most vertex tile, and tiles that are to the right of the right most vertex tile.
In operation310 (FIG.3B), the triangle binner also initializes (seeact314 in FIG. 3C) certain variables (namely ymin and ymax that represent limits on tiles in the interior of the polygon are set to the y coordinate of the first tile, and x that represents the x coordinate of the current tile is set to the x coordinate of the first tile). Moreover, in operation310 (FIG.3A), the triangle binner may also compute one or more attributes (such as slope) of the line segments that form edges of the triangle.
Next, inoperation320,geometry tiler212C (FIG. 3B) selects (see act321) a segment that originates in the current tile to be the current segment, and thereafter computes (see act322) a value of the testing function for the current tile. Two segments normally originate in a vertex tile, and therefore there can be two current segments. Depending on the implementation, acts321 and322 can be performed for the two current segments either sequentially (i.e. bothacts321 and322 for one segment, followed by bothacts321 and322 for the other segment), or simultaneously.
Operation330 (FIG. 3A) can be implemented in any manner to scan each line segment of a convex polygon. In one embodiment,geometry tiler212C implementsoperation330 by performing acts331-335 (FIG.3B). Specifically,geometry tiler212C checks (in act331) whether a value of the test function computed in act322 (described above) satisfies a test condition that indicates the current tile is not an edge tile and scanning of the current line segment is not completed.
One such test condition (seeact331 in FIG. 3C) includes checking whether the current tile covers a middle vertex or a last vertex when scanning towards these vertices respectively. Specifically, the triangle binner (FIG. 3C) checks (see act331) if each of the following is true: (1) a specific side of a current tile is not covered by the current line segment (e.g. by checking if the value of the line function has the same sign as the testing sign, both positive or both negative), and (2) scanning of the current line segment is not completed (e.g. by checking if the following conditions are true: not (scanning towards the middle vertex and the current tile is the middle tile) and not (scanning towards the last tile and current tile is last tile)).
If the condition tested in act331 (FIG. 3B) is satisfied,geometry tiler212C goes to act334 (FIG. 3B) and identifies the current tile to be an edge tile, and also increments the iteration parameters (perpendicular to the scan direction) as illustrated byact335. In the just-described example, the triangle binner (FIG. 3C) determines that tile T26 (FIG. 2D) is not a middle vertex tile (tile T4 is the middle vertex tile). As these conditions are not satisfied, the triangle binner (FIG. 3C) does not identify current tile T26 to be an edge tile, and thereafter returns to act331 (described above).
In the just-described example, when the conditions are satisfied inact331, the triangle binner changes the y coordinate of a current tile (as illustrated byact335 in FIG. 3C, e.g. changes from tile T27 in FIG. 2D to vertically adjacent tile T21). Thereafter, as illustrated by acts352-355 (FIG.3C), the triangle binner resets the limits ymin and ymax to be equal to the y coordinate if the y coordinate is lower than ymin or greater than ymax respectively (thereby to identify two edge tiles in a column). At this time, the triangle binner also resets the value of the test function. Note that although various acts are illustrated in FIG. 3C as being performed in a specific order, one or more such acts can be performed in a different order. For example, in FIG. 3C theacts334 and335 are performed in an order reverse of the order illustrated in FIG.3B.
In the example illustrated in FIG. 2D,geometry tiler212C checks if side S1 of current tile T26 is covered by current line segment E1 (that forms an edge of triangle202). Tile T26 was set to be the current tile in an earlier operation, e.g. in operation320 (FIG.3B). Next,geometry tiler212C again determines (seeacts322 and331) a covered side (e.g. side S2 of tile T27 in FIG. 2D as being covered by segment E1) in this iteration, and selects (seeact335 in FIG. 3C) another tile (e.g. tile T21) to be the current tile. So, in this example,geometry tiler212C iterates while selecting a number of tiles (in act335) that are covered by line segment E1 (FIG. 2D) and that lie between end points V1 and V2 of segment E1. To summarize,geometry tiler212C starts with vertex tile T2 and identifies in x direction the tiles T27, T21, T15, T9, T10 and T4 to be edge tiles, and in the process determines the respective sides S1-S6 to be covered by segment E1 (FIG.2D).
If the test condition is not satisfied in act331 (FIG.3B),geometry tiler212C checks inact332 whether the current tile contains the middle vertex (e.g. tile T4 is a middle vertex tile), and if so, returns to act322 viaact371. Inact371,geometry tiler212C switches from current segment E1 to current segment E3, because segment E3 has an endpoint in current tile T4. If the current tile is not a middle tile,geometry tiler212C checks in act333 (FIG. 3B) if the other current segment's scanning is completed, and if not completed waits for completion. When scanning of both current segments is completed,geometry tiler212C performs operation340 (described herein in reference to FIG.3B).
In the example, when the current tile (e.g. tile T4) is covered by an end point (e.g. vertex V2) of the current segment (e.g. segment E1),geometry tiler212C goes fromact331 to act332 (FIG. 3C) and checks if the current tile is the middle tile determined in act312 (described above). If so,geometry tiler212C returns to act322. As noted above, the current segment is reset in act371 (FIG.3D) to the next segment (e.g. segment E3 in FIG.2D). If not true, thengeometry tiler212C checks if the current tile is the last tile and also checks for completion of scanning of the other line segment (segment E2 in this example). If scanning of the other line segment is to be done sequentially, thengeometry tiler212C initiates scanning of segment E2 at this time. Alternatively, if two segments are being scanned simultaneously,geometry tiler212C simply waits until scanning of segment E2 is completed.
Note that acts331 and332 can be changed (generalized to handle a convex polygon other than a triangle) by going towards the next vertex, and checking if the current tile contains the next vertex (if any more line segments need to be scanned as may be the case when the convex polygon has more than three line segments, e.g. a quadrilateral). Performance of such an optional act may be made conditional on the type of convex polygon, e.g. the optional act may not be performed when the graphics primitive is a triangle. In case of a graphics primitive having more than three line segments, if only one line segment is remaining,geometry tiler212C continues to act332 as described herein, and otherwise scans any other line segments in a similar manner.
In one implementation of operation322 (FIG.3B), the triangle binner computes the slope of each line segment E1-E3. In another implementation, instead of computing the slope, the triangle binner computes (as illustrated byact370 in FIG. 3D) each segment's projection distances along two axes: Δx along the x axis, and Δy along the y axis. As used herein, “projection distance” is the distance obtained by projection of a line segment along a specified axis. The projection distances can be used to determine the direction of the current line segment relative to the current tile as described below. Although this implementation uses left to right as the direction of scanning, in other implementations, scanning is performed in other directions, such as right to left, top to bottom, and bottom to top.
In this implementation, the triangle binner uses as the test function an explicit representation of a line that passes through the current line segment. Specifically, the triangle binner uses the line function F(x,y)=ax+by+c that is based on Cartesian coordinates (x,y) and on the implicit representation y=mx+n (wherein m is the slope and n is the y intercept at x=0) of a line that passes through the current segment. Line function F(x,y) has a value that is equal to zero when a point (x,y) is on the line, and the value is positive when the point is on one side of the line and negative on another side of the line. Preferably, but not necessarily, function F(x,y) may be defined to have a positive value for all points in the interior of the convex polygon and a negative value outside the polygon. Note that instead of line function F(x,y) described herein, any approximations of this function (e.g. by adding/subtracting a constant (such as 0.5) to the formula) can be used in other embodiments of a triangle binner.
The above-described line function F(x,y) can be written as Fnew=Fold+Δy*stepx−Δx*stepy, wherein Δx and Δy are projection distances, stepx is the distance along the x axis of a new position from an old position, stepy is the distance along the y axis of the new position from the old position, and Fold is a value of the line function at the old position. An old position can be, for example, a left most vertex, with Fold set to zero (by definition) at the left most vertex. In this implementation, the triangle binner computes (seeact370 in FIG. 3D) a first projection distance Δx as the difference between the x coordinates of the end points of a current segment, and also computes (seeact370 in FIG. 3D) a second projection distance Δy as the difference between the y coordinates of the end points of the current segment. In the example illustrated in FIG. 2D, the triangle binner computes the x and y projection distances of segment E1 to be Δx1=7 and Δy1=18 respectively.
Note that instead of computing and using exact values of distances Δx and Δy, approximate values are computed and used in an alternative embodiment. In one example of the alternative embodiment, a top segment (not shown) slopes upwards and to the right, from a first vertex tile to a second vertex tile, and distances Δx and Δy are set to the differences in x and y coordinates of the upper left corners of the first vertex tile and the second vertex tile (because the area enclosed by the polygon is below the top segment). This alternative embodiment may result in identification of additional tiles that are approximately the same in number as the number of edge tiles (e.g. up to two additional tiles per column, each additional tile being adjacent to an edge tile).
In one embodiment, the partial products Δy*stepx and Δx*stepy (used to compute Fnew) are determined by merely shifting the respective values of Δy and Δx because each of stepx and stepy are power of 2 (e.g. 32). Moreover, the partial products are determined just once in act370 (FIG.3D), and the same partial products are used to determine a testing corner. Specifically, in this particular implementation, the triangle binner computes a value (seeact375 in FIG. 3D) of function F(x,y) at a single corner of the current tile, and uses the projection distances (described above) to select the corner to be used in the evaluation. If both projection distances Δx and Δy are positive (or the slope is positive) the triangle binner selects the upper right corner as the corner to be used, because the current segment slopes upwards and to the right. In the example of FIG. 2D, as line segment E1 extends from the current tile T26 upwards and to the right (as determined from Δx and Δy having positive signs), the triangle binner uses the line function's value at the upper right corner (also called “testing corner”) of the current tile to determine whether line segment E1 passes through the upper side of the tile or the right side of the tile.
In the example of FIG. 2D, the triangle binner computes the value Fnew of the function of line segment E1 at a corner point (8,8), based on value Fold of the line function being zero at vertex V1. In the example, stepx0 is the distance in the x direction between corner point (8,8) and vertex point (7,5), and is computed to be 1. Similarly, stepy0 is the distance in the y direction between corner point (8,8) and vertex point (7,5), and is computed to be 3. Therefore, the triangle binner computes value of the line function at point (8,8) as F(8,8)=F(7,5)+18*1−7*3. F(8,8)=−3, because F(7,5) is zero.
The triangle binner uses the initial value −3 of the line function to check (seeact331 in FIG. 3C) whether the value has the same sign as the testing sign. If so, the triangle binner determines that a upper side of current tile T26 is covered by current line segment El. In the example, initial value −3 is negative, and therefore the triangle binner determines that the right side S1 of tile T26 is a covered side. Note that the triangle binner of this embodiment determines a right side to be the covered side even when the function F(x,y) has a zero value at the testing corner, thereby to visit a tile on the right (e.g. moves in direction D12 from tile T28 to tile T29) even though the visited tile (e.g. tile T29) is merely touched).
In the just-described implementation, the triangle binner tests the value of the line function at a single corner, i.e. F(8,8). In another implementation, the triangle binner tests the value of the line function at three corners, e.g. checks whether the value F(4,8) is same sign as value F(8,8) in which case the upper side of tile T26 is not covered by a side of the triangle. The triangle binner of this implementation also checks whether value F(8,8) has the same sign as F(8,4), and if not then right side S1 of tile T26 is a covered side. Note that the triangle binner can determine the corners of the tile at which the evaluated function has different signs, and identify the side passing through these corners to be the tile's side covered by the edge. The edge covers the tile's side that passes through corners at which the evaluated function has different signs. Therefore, the triangle binner can determine the covered side of a tile in any number of ways.
After determining covered side S1 (FIG.2D), the triangle binner increments (inact362 in FIG. 3C) the x coordinate of the current tile by selecting passage of the x increment to an adder. Therefore, in the just-described example, the triangle binner selects a tile (tile T27 in the example) that is adjacent to the covered (side S1 in the example) to be the current tile (for the top line segment E1). The triangle binner also resets ymin and ymax (that represent the y coordinates of edge tiles in the previous column) to be the y coordinate (in the current column) of the two current tiles that are covered by the bottom line segment and the top line segment respectively (e.g. edges E1 and E2 in FIG.2D).
Next, the triangle binner checks (inact332 in FIG. 3C) if the current tile (e.g. tile T27) is a middle vertex tile, e.g. is covered by another end point (e.g. vertex V2) of the current segment (e.g. segment E1). In the example, as current tile T27 is not covered by the other end point V2 of line segment E1, the triangle binner checks (seeact342 in FIG. 3C) if the current tile is last vertex tile V3, and if not identifies the current tile (e.g. tile T27 in FIG. 2D) to be an edge tile (seeact334 in FIG.3C). To summarize, the triangle binner performs the acts331-333,341-343 and361-363. If the current tile is a last vertex tile, the triangle binner waits for the other segment's edge tiles to be identified (in act333).
After returning to act331, the triangle binner again checks the sign of the line function's value at the testing corner to find a covered side (e.g. side S2 of tile T27 in FIG. 2D as being covered by segment E1) in this iteration. Specifically, in the example, the triangle binner computes (inact375 in FIG. 3D) the value F(12,8)=−3+18*4=69. Note that stepy is zero at this point because the triangle binner moves in direction D1 that is horizontal, when replacing tile T26 with tile T27 as the current tile. As the value 69 is positive, the triangle binner determines upper side S2 (FIG. 2D) as being the covered side of tile T27, and selects tile T21 to be the current tile.
In the example, as current tile T21 is not covered by the other end point V2 of line segment E1, the triangle binner identifies (inact334 in FIG. 3C) tile T21 as an edge tile. Next, the triangle binner determines tile T21's side that is covered by line segment E1 by computing (seeact375 in FIG. 3D) the value F(12,12)=69−28=41. Note that stepx is zero at this point because the triangle binner moves in direction D2 that is vertical, when replacing tile T27 with tile T21 as the current tile. As value 41 is positive, the triangle binner again determines the upper side S3 as being covered by segment E1, and moves in the upward direction (direction D3).
The direction in which the triangle binner moves is determined as shown in the following table based on whether the current segment is a top segment or bottom segment and whether the current segment has a positive or negative slope, and the sign of the evaluated function, assuming (1) that the scanning direction is from left to right and (2) that the function's value is defined to be positive in the interior of the triangle. A current line segment is a top segment if another segment of the convex polygon is located below the current line segment, and a bottom segment if another segment is located above the current line segment.
Current SegmentSlopeF(x,y)Direction of travel
top segmentpositivepositiveup
top segmentpositivenegativeright
top segmentnegativepositiveright
top segmentnegativenegativedown
bottom segmentpositivepositiveright
bottom segmentpositivenegativeup
bottom segmentnegativepositivedown
bottom segmentnegativenegativeright
In one implementation, the triangle binner determines the function as F(x,y)=0=Ax+By+C, wherein A=Δy=y2−y1 and B=−Δx=−(x2−x1)=x1−x2 and C=(Δx)(y)−(Δy)(x), and F(x,y)>0 below the line segment, and F(x,y)<0 above the line segment, assuming a horizontal scanning direction from left to right.
Whenever the triangle binner moves the current tile in a direction perpendicular to the scanning direction, the triangle binner updates (e.g. seeact335 in FIG. 3B) identifiers of edge tiles in that direction. For example, the triangle binner updates the y coordinate of the lowest and highest tiles (that are edge tiles) in a column if the scanning direction is horizontal in this example. Moreover, one implementation of the triangle binner also visits and identifies all tiles in a column (e.g. seeact341 in FIG. 3B) when moving to a tile in the horizontal direction, and thereafter updates the appropriate parameters in the scanning direction (e.g. seeact344 in FIG.3B).
In additional iterations, the triangle binner computes values F(12,16), F(12,20) and F(16,20), determines respective sides S4-S6 (FIG. 2D) as being covered sides, and moves in directions D4-D6 until reaching vertex tile T4 that contains vertex V2. When a current tile, such as vertex tile T4 is covered by the other end point, vertex V2 of line segment E1, the triangle binner selects the remaining line segment E3 to be the current segment, and determines attributes and descriptors for segment E3.
In the example, as segment E3 has a negative slope, the triangle binner determines (inact377 in FIG. 3D) the bottom right corner to be a testing corner, computes (in act375) the value of line function for segment E3 at point (16,20), and determines (inact331 in FIG. 3C) side S6 to be a covered side of tile T4. Thereafter, the triangle binner sets adjacent tile T10 (see FIG. 2D) to be current tile, and computes the value of line function at corner (16,16). Therefore, the triangle binner moves from vertex V1 (FIG. 2D) to vertex V2 while identifying edge tiles T26, T27, T21, T15, T9, T10 and T4 (note that T26, T23 and T4 are vertex tiles that are not identified inoperation330; they were previously identified in act312). The triangle binner thereafter moves from vertex V2 to vertex V3 while identifying edge tiles T10, T11 and T17 covered by line segment E3.
Depending on the implementation, the triangle binner can move from vertex V1 to vertex V3 (in directions D11-D13) to identify edge tiles T27, T28 and T29 covered by segment E2 either sequentially or in an interleaved manner with identification of edge tiles covered by edges E1 and E3 as described above. Specifically, in one implementation discussed below in reference to FIGS. 4A-4C, the triangle binner simultaneously identifies edge tiles along a first path between left most vertex V1 (FIG. 2D) and right most vertex V3 (the path being formed by segments E1 and E3), and along a second path also between vertices V1 and V3 (formed by segment E2).
The triangle binner of this implementation moves in the horizontal direction one column at a time, identifying all tiles in each column that are covered by either of the two paths. Note that instead of horizontal movement in operation330 (FIG.3B), the triangle binner can move in a vertical direction duringoperation330, along two paths between lowest vertex V1 and highest vertex V2, while identifying all tiles in each row that are covered by either of two paths (one path formed by segment E1 and the other path formed by segments E2 and E3). Inact332, if the current tile is a middle vertex tile, the triangle binner selects inact371 the remaining segment E3 as the current segment, and determines (inact322 of FIG. 3C) various values for segment E3. Thereafter, the triangle binner goes to act334 to identify the current tile as an edge tile.
In another implementation, the triangle binner evaluates the line function F(x,y) at three corners of the current tile (such as corners (8,12), (12,12) and (12,8) for tile T21 in FIG.2D). The corner that is skipped is selected based on the direction of scanning and the direction of the current line segment. For a scanning direction of left to right, if the current segment slopes upwards, then the bottom-left corner of the current tile is skipped, and if the current segment slopes downwards, then the upper-left corner is skipped.
From among the just-described three corners, the triangle binner identifies the two corners at which the evaluated function has different signs, and identifies the side passing through these corners to be the tile's side covered by the edge. Therefore, the edge covers the tile's side that passes through two corners at which the evaluated function has different signs. In other implementations, a triangle binner can perform other acts to determine the value of a test function, or test for other conditions to determine which side of the tile is covered by a line segment of the triangle.
At the beginning of operation322 (FIG.3C), the triangle binner also computes (seeact370 in FIG. 3D) values of the step increments, stepx and stepy as the x and y axes projection distances of a diagonal of a tile (e.g. stepx and stepy are both 4, as each tile is 4 pixels wide and 4 pixels tall), because the triangle binner moves in increments of a tile's dimension (in the direction of movement). As noted above, instead of 4, step increments stepx and stepy can each have the value 32, if a tile is 32 pixels wide and 32 pixels tall.
Prior to computing the line function's value, the triangle binner checks (seeact371 in FIG. 3D) if the slope of the current segment, e.g. slope of segment E1, would be positive (e.g. if both Δx and Δy have positive signs). If so, the triangle binner identifies (see act372) the upper right corner of the current tile as the testing corner. In the example illustrated in FIG. 2D, distances Δx1 and Δy1 are both positive, and the triangle binner selects the upper right corner, a point having coordinates (8,8), to be the testing corner. Next, the triangle binner identifies (see act373) as an increment for the current line segment, a positive value of a tile's dimension (e.g. the tile's width or height).
The triangle binner also identifies (see act374) as a testing sign the positive sign for one current line segment that is located above the other current line segment (i.e. when the y coordinate of any point on the current line segment is larger than the y coordinate of another point on the other current line segment). After computing the value of the line function (seeact375 that is described above), the triangle binner checks if the iteration descriptors (such as the line function's value, the increment, the testing sign, and the testing corner) for all segments are determined. If so, the triangle binner has completed all work foroperation322, and otherwise returns to act370 (described above).
Inact371, if the slope of the current segment would not be positive (i.e. slope would be zero or negative), the triangle binner performs acts377-379 that are similar to acts372-374 but refer to “bottom right corner” inact377, “-ve value” inact378 and “-ve sign” inact379, as indicated in FIG.3D. Depending on the embodiment, acts371-375 for all segments of a triangle can be performed simultaneously, or sequentially.
In another embodiment, the binning of a line segment is performed by performing acts illustrated in FIG. 3E that are similar or identical to the acts described above in reference to FIG. 3C (i.e. FIG. 3E is obtained as a degenerate case of FIG.3C). Specifically, inacts312A and331A the middle vertex is not used (as there is no middle vertex for a line segment), and inact341A the tiles covered by the line segment (rather than the triangle) are enumerated.
In one implementation, the triangle binner of FIG. 3C is implemented by a vertex tiler221 (FIG.4A), a segment scanner222 (FIG.4B), and an interior enumerator223 (FIG. 4G) that are similar to the corresponding components described above in reference to FIG.2H.
Vertex tiler221 (FIG. 4A) implementsoperations310 and320 (see FIG.3B), while segment scanner222 (FIG. 4B) implements operation330 (see FIG.3B), and interior enumerator223 (FIG. 4G) implements operation340 (see FIG.3B), thereby to provide one specific implementation ofmethod300 described above in reference to FIG.3A. Vertex tiler221 (FIG. 4A) of this implementation receives via a vertex bus401 a number of triangles one at a time in the form of three vertices (x0, y0), (x1, y1) and (x2, y2) from a first-in-first-out (abbreviated as “FIFO”) memory (hereinafter “vertex FIFO”; not shown in FIG. 4A) that holds the vertices. Note that depending on the type of graphics primitive,vertex bus401 can have the appropriate width to carry any number of vertices: e.g. two vertices for a line segment primitive, three vertices for a triangle primitive, and four vertices for a quadrilateral primitive, or any number of vertices of a convex polygon.
Vertex tiler221 includes adelta calculator404 that receives the vertices frombus401 and computes the differences (also called “deltas”) between the x and y coordinates of the three vertices, for use by a vertex sorter402 (described below).Delta calculator404 uses the received vertices to calculate projection distances between vertices, e.g. distances dx10=x1−x0, dx21=x2−x1, and dx02=x0−x2 using the x coordinates, and similar distances using the y coordinates.Delta calculator404 uses the differences to calculate an indicator (e.g. signal area sign illustrated in FIG. 4A) of the area enclosed in the polygon (e.g. computes a cross product to determine twice the area), and thereafter determines if the vertices were received in clockwise order (i.e. drawing a path starting at (x0, y0), passing through (x1, y1) and ending in (x2, y2) will be in the clockwise direction). Note that in one embodiment,delta calculator404 also discards triangles that have zero area, as well as triangles that are back facing (i.e. triangles that are not visible) as described in detail in the above-referenced U.S. Patent Application [Attorney Docket No. M-7153].
If the vertices are not in the clockwise order,delta calculator404 inverts the sign of the differences, and determines which of two paths (starting from the left-most vertex and going from left to right) includes which of the line segments (e.g. for a triangle, a top path may have two line segments, and a bottom path may have one line segment).
Vertex tiler221 also includes avertex sorter402 that receives the vertices frombus401 and the deltas fromdelta calculator404, and sorts the vertices from left to right, thereby to implement act311 (FIG.3B).Vertex sorter402 uses the deltas to determine the order of the three vertices relative to one another. Specifically, if dx10 is positive, x1 is greater than x0, and so x1 is to the right of x0. In this manner, using the deltas in the three x coordinates,sorter402 determines the order (from left to right) of the three vertices. If a delta is zero (implying the two coordinates have the same x value), then any act can be used to break the tie, e.g. the difference between the y coordinates, or the order of receipt of the vertices.
Vertex tiler221 also includes a vertex-to-tile translator403 that receives the three vertices (sorted in the left to right direction) from sorter402 (via sorted vertices bus409), and passes to avertex tiles bus407B a vertex tiles signal formed by the coordinates of tiles that contain the respective vertices. Therefore, vertex-to-tile translator403 implements act312 (FIG.3B). Specifically,translator403 performs integer division on the coordinates of vertex (x, y) by the tile height and tile width, and uses the respective quotients as the tile coordinates. The remainders of the division are supplied to aremainder bus407A and indicate the position of the vertex as offsets from the tile's center (or from the tile's bottom left corner in another embodiment).
Since this implementation uses tile sizes that are powers of 2, the quotient is simply a predetermined number of most significant bits (MSBs) of the vertex coordinates, wherein the predetermined number depends on the tile width and tile height. In one example,translator403 simply drops the five least significant bits (for a tile height and width of 32×32), and in thisexample screen11 has a total of 128 tiles, so that a tile identifier is constructed by concatenating seven bits of each of the x and y coordinates.
Vertex tiler221 also includes aline delta sorter405 that receives the deltas fromdelta calculator404, and sorts the deltas from top to bottom, thereby to determine whether the top segment or the bottom segment intersects with the middle vertex of the triangle. Since the vertices are in the clockwise order, if vertex (x0, y0) is the left most, and vertex (x1, y1) is the rightmost, and vertex (x2, y2) is the middle vertex, then the bottom segment intersects the middle vertex if y2<y1.
Vertex tiler221 also includes aline function evaluator406 that receives the sorted deltas fromline delta sorter405, and remainders of the integer division from vertex-to-tile translator403 (viaremainders bus407A).Line function evaluator406 computes values of the line function for each of the three line segments of the triangle, and supplies the values to functionvalues bus408A thereby to implement act322 (see FIG.3B). Specifically,line function evaluator406 uses the following formula Ftop=((tile_width−left_rem_x)*top_dy)+(left_rem_y*top_dx), wherein tile_width is the width of the tile (e.g. 32 pixels), left_rem_x is the remainder of the integer division of the x coordinate of the left-most vertex by the tile width (e.g. 32 pixels) left_rem_y is the remainder of the integer division of the y coordinate of the left-most vertex by the tile height (e.g. 32 pixels), and top_dx and top_dy are the differences dx10 and dy10 (assuming the top line segment passes through the vertices (x0, y0) and (x1, y1)).
Function evaluator406 uses similar formulae for the middle and bottom line segments of the triangle. Depending on the embodiment, vertex-to-tile translator403 andline function evaluator406 can operate on a single segment at a time, or operate simultaneously on two or more segments.
Segment scanner222 (FIG. 4B) uses the signals provided by vertex tiler221 (FIG. 4A) onbuses407B,408 and409 (that together formbus227 in FIG. 2H) to implementoperation330 described above in reference to FIG.3A. Note that in the embodiment illustrated in microfiche Appendix A, all blocks have a start input bus227 (formed bybuses407B,408 and409) which loads values fromvertex tiler221.
Segment scanner222 includes an x controller410 (FIG. 4B) coupled to anedge walker420 that in turn is coupled to a min-max detector440.X controller410 receives as input the starting column, and determines the location of a column that contains the current tile, and indicators of whether the current tile is in a column containing the middle tile or the last tile. Specifically,x controller410 includes acontrol decoder411 that controls a first multiplexer412 (FIG. 4C) to generate a first output signal indicative of the current x coordinate or an incremented x coordinate (depending on the signal go_next_column being inactive or active respectively).Control decoder411 also controls a second multiplexer413 (FIG. 4C) to generate an output signal tile_x that is indicative of either the first output signal or an initialization signal start_left_x (that indicates the x coordinate of the left-most vertex tile).
The second output signal tile_x is held in a register414 (FIG.4C), and is supplied to an output bus415 (that is coupled to anadder416 for use in incrementing the x coordinate), and is used by interior enumerator223 (FIG.4G).X controller410 also includescomparators417 and418 that compare the output signal tile_x with signals center_tile_x and right_tile_x indicative of the x coordinates of the middle and last tiles, to drive signals at_center_column and at_right_column active (in case of a match).X controller410 also generates a signal go_next_column when scanning is complete for the current column. Such generation of signal go_next_column is continued until the current tile is in the right-most column.
Edge walker420 (FIG. 4B) includes two portions, a top walker421 (FIG. 4D) and a bottom walker422 (FIG. 4E) that are identical to each other except for the signals being processed therein. Specifically,top walker421 processes the signals for the top current segment whilebottom walker422 processes the corresponding signals for the bottom current segment. For example, acontrol decoder491 in top walker421 (FIG. 4D) drives a control signal tomultiplexers492 and493 to select a segment having as the end point the left-most vertex to be the current segment.Walkers421 and422 receive as inputs the starting tile location, the middle tile location, and the respective line functions.
Walkers421 and422 generate as outputs the control signals top_stop and bottom_stop that are used byX controller410. Note that each ofwalkers421 and422 evaluates the line function by use of just one of following two increments Δy*stepx and Δx*stepy depending on whether the movement is horizontal or vertical. Specifically, at least one of the step increments, stepx and stepy can be zero during movement in each of directions D1-D6 if each of these directions is either horizontal or vertical.
Min-max detector440 (FIG. 4F) receives as inputs the signals top_tile_y and bottom_tile_y, and generates as outputs the signals scan_ymin and scan_ymax indicative of whether a new minimum or a new maximum for the y coordinate has been set in the current column.
Interior enumerator223 (FIG. 4G) uses the edge tiles (in the form of signals scan_ymax and scan_ymin, and tile_x) fromsegment scanner222 to implement operation341 (FIG.3B). In the example of FIG. 2D,interior enumerator223 iterates between two edge tiles in a column to identify tiles located between the two edge tiles.
Note thatinterior enumerator223 of this embodiment also identifies the two edge tiles (that may also be vertex tiles) in a column, in addition to the interior tiles in the column, although the edge tiles were previously identified by the segment scanner. The tile identities provided byinterior enumerator223 are supplied as output signals of the triangle binner. Therefore,interior enumerator223 as described herein eliminates the need to separately process the tile identities that were provided by the segment scanner, for supplying the output signals.
However, in an alternative embodiment only the interior tiles are identified byinterior enumerator223. In such an alternative embodiment, the previously identified edge tiles and vertex tiles are supplied by the triangle binner as output signals (thereby to identify all tiles covered by a convex polygon). Therefore, irrespective of the source within a triangle binner (such as vertex tiler, segment scanner and interior enumerator), the triangle binner can identify all tiles covered by a convex polygon.
Interior enumerator223 of one implementation uses “tile coordinates” (defined to be coordinates in terms of the number of tiles from the origin in the x and y directions) that are obtained by integer division of the x and y coordinates with the tile width and tile height respectively. Specifically,interior enumerator223 starts with the signal bottom_tile_y, as the y tile coordinate and increments it by 1 to obtain the y tile coordinate of the next interior tile.Interior enumerator223 iterates in this manner until all tiles in a column that are covered by a triangle are identified (e.g. each tile between start tile T27 and end tile T9 in column C1 illustrated in FIG.2D).Interior enumerator223 repeats the iteration for every column between a first vertex tile and a last vertex tile.
Note that one or more acts described above in reference to FIGS. 3A-3C are performed by various circuit components illustrated in FIGS. 4A-4G as illustrated in the following table:
ActCircuitAct
(FIGS.component(s)(FIGS.Circuit component(s)
3A-3C)(FIGS. 4A-4G)3A-3C)(FIGS. 4A-4G)
311402 (FIG. 4A)312403 (FIG. 4A)
313403 (FIG. 4A)314413 (FIG. 4C), 441, 443
(FIG. 4F)
321492, 493, 496322405, 406 (FIG. 4A)
(FIG. 4D)
331491 (FIG. 4D)332492, 493 (FIG. 4D)
333411 (FIG. 4C)334497 (FIG. 4D)
341223 (FIG. 4G)342498 (FIG. 4G)
343223 (FIG. 4G)335420 (FIG. 4B)
352442 (FIG. 4F)353443 (FIG. 4F)
354444 (FIG. 4F)355441 (FIG. 4F)
361494 (FIG. 4D)362416, 412 (FIG. 4C)
363441, 443 (FIG. 4F)371492, 493, 495, 496 (FIG. 4D)
In two implementations of the invention, the number of tiles that were identified (also referred to as “binned”) in certain tests are shown below:
# of tiles in approx.# of tiles in precise
TestNameimplementationimplementation
1. Chapel48544342
2. Racetrack33932814
3. Station50654899
4. Tomb Raider II24702134
In a precise implementation (as described above), the triangle binner specifically identifies edge tiles, e.g. by use of a line function F (x, y). In contrast, in an approximate implementation of method300 (FIG. 3A) the triangle binner does not performoperation320. In the approximate implementation, the triangle binner computes (in operation310) incremental movements (also called “step size”) in each of x and y directions, e.g. by dividing the Δx and Δy (difference in end points) of each line segment by powers of 2, until the step size is less than the tile size in the direction of movement (width or height in the x or y direction).
Thereafter, the triangle binner determines line segments A-C, wherein each line segment connects a pair of vertices of the convex polygon500 (FIG.5). Next, the triangle binner uses the step size (inoperation330 of FIG. 3A) to determine on each of line segments A-C the respective points A1-AR (wherein 1≦I≦R, R being the total number of points, also called “first points”), points B1-BM (wherein 1≦I≦M, M being the total number of points, also called “second points”) and points C1-CP (wherein 1≦I≦P, P being the total number of points, also called “third points”) as illustrated in FIG.5.
Then, the triangle binner determines tiles that are located between two line segments (called top and bottom line segments) until the middle vertex is reached and thereafter switches line segments as described above. Specifically, the triangle binner uses points A1 and A2 on top line segment A, and points B1 and B2 on the bottom line segment B (inoperation340 of FIG. 3A) to create abounding box501 that is thereafter used in the normal manner to determine interior tiles.
Such use of bounding boxes results in one or more tiles (e.g. tile T3 in FIG. 2D) that are not touched by the primitive to be identified as being covered by the primitive. Therefore in the approximate implementation, edge tiles are not explicitly identified, and instead, one or more points on each line segment (also called “edges”) are identified.
The first three tests listed above are Ziff Davis—3D Winbench '98 tests whereas the last test (labeled test 4) is an Eidos-Core test. The results (listed above) show a 10-15% reduction in the number of tiles being binned by use of the precise implementation, and such a reduction results in significant savings in processing power and memory (e.g. in binningmemory231 andrenderer216 illustrated in FIG. 2A) required downstream of a geometry tiler to process the binned tiles for display, because of the reduced number of tiles.
Note that if a triangle falls within a tile, then each of the two vertex tiles of a line segment are identical to the just-described tile, and the edge tile is also identical to the just-described tile. In such a case, the geometry tiler identifies only the just-described tile (as illustrated in the attached microfiche appendix), e.g. by performingact331 and taking the “no” branch, act332 and taking the “yes” branch, act371, act322, act331 and taking the “no” branch, act332 and taking the “no” branch, act333 and taking the “yes” branch, act341, act342 and taking the “yes” branch, and act343. Note thatact333 can be performed with waiting for the other segment to be done as described above (or alternatively act333 may be performed with no waiting when only one tile is being traversed, which condition is determined by checking if the current tile is same as the middle tile and also same as the last tile). A similar set of acts are performed in the degenerate case when the graphics primitive is a line segment.
The following table indicates the locations in microfiche Appendix A at which various acts illustrated in FIG. 3C are performed.
Acts in FIG. 3CMicrofiche Appendix A
311page 8bottom
312page 8 bottom (first, middle and last
are referred to as left, center and
right)
313page 13 bottom topage 14 top
314page 14 upper middle
321page 8 bottom, page 9,page 13
bottom andpage 14 top
322page 10 upper three quarters,page 11
second quarter and bottom third, and
page 12
331page 14 bottom half (for top line
segment),page 15 bottom, andpage
16 top (for bottom line segment)
332page 15 line 7 (for top line segment)
andpage 16 middle (for bottom line
segment)
333page 16third quarter
335see acts 351-355
341page 18 upper twothirds
342page 16bottom quarter
351page 14 bottom half (for top line
segment),page 15 bottom third,page
16 upper third (for bottom line
segment)
352-355page 15upper quarter
361, 362page 16bottom quarter
363page 14 middle
371page 15 upper third (for top line
segment),page 16 middle (for bottom
line segment)
Note that in the microfiche appendix, “render state” is referred to as “mode”, “render command” is referred to as “command”, “primitive bufer” is referred to as “vertex stack” and “render state controller” is referred to as “mode_control”.
In the above description, several embodiments, variants, and implementations of a geometry tiler are described by reference to various specific elements (acts or structures), although such elements are not essential to practicing the invention. Specifically, numerous modifications and adaptations of the above-described embodiments will be apparent to a person of skill in the art of designing geometry tilers in view of the enclosed disclosure. For example, instead of using projection distances Δx and Δy to determine the direction of a line segment, a geometry tiler can determine the line segment's slope, and use the sign of the slope to determine the direction.
As another example, instead of computing the projection distances from end points of the line segments of a triangle, the projection distances can be computed by use of the tile coordinates of the vertex tiles.
As still another example, although a modified form of a scan conversion algorithm (described in, for example, “Computer Graphics, Principles and Practice” by Foley et al, pages 73-78 incorporated by reference herein) is used to detect edge tiles, other algorithms can be used.
As yet another example, instead of moving up (or down) when the line function has a zero value at the testing corner during the scanning of a segment, the movement can be diagonal thereby to avoid identifying tiles that are merely touched. In this example, the number of binned tiles is further reduced (by identifying only tiles that are definitely covered), and therefore further improves the speed and memory requirements for displaying a convex polygon (as compared to binning of both covered tiles and tiles that are merely touched).
Also, in other embodiments, any prior acts (such as acts that use a bounding box) can be combined with one or more acts described herein (e.g. performed in a method of the type illustrated in FIG.2G). In one such embodiment, acts of a bounding box method are used to determine tiles affected by a portion of a polygon, while one or more acts described herein are used to determine tiles affected by the remaining portion of the polygon. For example, acts illustrated in FIG. 3 (described above) are used to exclude tiles outside one side (e.g. the hypotenuese of a right angled triangle), while acts of the bounding box method are used to exclude tiles outside a box that contains the remaining sides. In such an embodiment, only one edge walker of the type illustrated in FIG. 4B is used, and therefore reduces the amount of hardware otherwise required to implement precise binning.
Various such modifications and adaptations of the embodiments, variants, and implementations described herein are encompassed by the attached claims.

Claims (25)

What is claimed is:
1. A method implemented in a computer for identifying from among a plurality of tiles to be displayed on a screen a group of tiles that are covered by a polygon, the polygon having at least a first line segment, the first line segment having two end points, the method comprising:
identifying from said plurality of tiles a first vertex tile, said first vertex tile being covered by a first end point of the first line segment, wherein
the first end point has an x coordinate and a y coordinate; and
said identifying the first vertex tile includes driving on a first group of lines in the computer a signal obtained by dividing the x coordinate with a width of a selected tile from said plurality of tiles and driving on a second group of lines in the computer a signal obtained by dividing the y coordinate with a height of the selected tile;
identifying from said plurality of tiles a second vertex tile, said second vertex tile being covered by a second endpoint of the first line segment; and
subsequent to identifying the fist vertex tile and subsequent to identifying the second vertex tile, identifying from said plurality of tiles an edge tile, said edge tile being located between the first vertex tile and the second vertex tile, said edge tile being covered by the first line segment.
2. The method ofclaim 1 wherein the edge tile is hereinafter the first edge tile, and the primitive includes a second line segment that intersects the first line segment at the fist end point, the second line segment having a third end point, the method further comprising:
identifying from said plurality of tiles, still another tile hereinafter third vertex tile, said third vertex file being covered by the third end point; and
subsequent to identifying each of the first vertex tile, the second vertex tile and the third vertex tile:
identifying from said plurality of tiles, yet another tile hereinafter second edge tile, said second edge tile being covered by the second line segment and being located between the first vertex tile and the third vertex tile.
3. The method ofclaim 2 further comprising:
subsequent to identifying the first edge tile and the second edge tile:
identifying one or more tiles hereinafter interior tiles from the plurality of tiles, each interior tile being located between said first edge tile and said second edge tile.
4. A method implemented in a computer for identifying from among a plurality of tiles to be displayed a group of tiles that are covered by a polygon, the polygon having at least a first line segment, the first line segment having two end points, the method comprising:
identifying from the plurality of tiles a fist vertex tile, the first vertex tile being covered by a first end point of the first line segment;
identifying from the plurality of tiles a second vertex tile, the second vertex tile being covered by a second end point of the first lie segment; and
subsequent to identifying the first vertex tile and identifying the second vertex tile:
initializing the first vertex tile to be a current tile;
initializing the first line segment to be a current line segment;
determining a covered side of the current tile, the covered side being covered by the current segment and located between a first end point and a second end point of the current segment;
selecting as an edge tile the tile located adjacent to the covered side of the current tile; and
repeating each of said determining and said selecting while using said edge tile as the current tile and said fist line segment as the current line segment, thereby to select another edge tile.
5. The method ofclaim 4 wherein the primitive includes a second line segment that intersects the first line segment at the first end point, the second line segment having a third end point in addition to the first end point, the method further comprising:
identifying from said plurality of tiles, yet another tile hereinafter third vertex tile, the third vertex tile being covered by the third end point;
initializing the first vertex tile to be the current tile;
initializing the second line segment to be the current segment; and
repeating each of said determining and said selecting while using said first vertex tile as the current tile and said second line segment as the current line segment, thereby to select a second edge tile.
6. The method ofclaim 5 wherein the primitive includes a third line segment that intersects the first line segment at the second end point and intersects the second line segment at the third end point, the method further comprising:
initializing the third line segment to be the current segment;
initializing one of the second vertex tile and the third vertex tile to be a start tile, and the other of the second vertex tile and the third vertex tile to be an end tile; and
repeating each of said determining and said selecting, while using said start vertex tile as the current tile and said third line segment as the current line segment, thereby to select a third edge tile.
7. The method ofclaim 4 further comprising:
identifying a first corner of the current tile as a testing corner based on the slope of the current line segment; and
computing the value of a function indicative of the position of the current line segment relative to the testing corner.
8. The method ofclaim 4 wherein each vertex tile has an x coordinate in the direction of the width of the vertex tiles, and a y coordinate in the direction of the height of the vertex tiles, and the determining further includes:
computing a first projection distance, hereinafter Δx, as the difference between the x coordinates of the first end point and the second end point;
computing a second projection distance, hereinafter Δy, as the difference between the y coordinates of the first end point and the second end point; and
the value of the function at a testing corner of a tile adjacent to the first vertex tile is computed using a function based on computing at least one of the products Δy*stepx and Δx*stepy, wherein:
stepx is the width of the vertex tiles; and
stepy is the height of the vertex tiles.
9. The method ofclaim 8 further comprising:
selecting as the current tile, a tile that is located adjacent to the first vertex tile in the upward direction if the value of the function has a predetermined sign and the current line segment is above another line segment of the polygon; and
selecting as the current tile, another tile that is located adjacent to the first vertex tile in the downward direction if the value of the function has the sign opposite to the predetermined sign and the current line segment is below said another line segment of the polygon.
10. The method ofclaim 9 wherein the primitive includes a second line segment that intersects the first line segment at the first end point, the second line segment having a third end point in addition to the first end point, the determining further includes:
computing Δx as the difference between x coordinates of the first end point and the third end point;
computing Δy as the difference between y coordinates of the first end point and the third end point; and
determining the value at yet another testing corner of another tile that is adjacent to the first vertex tile.
11. The method ofclaim 4 wherein the polygon has a plurality of vertices, and the method further comprises:
comparing coordinates of the vertices to identify as a start vertex tile the tile covered by a left most vertex in said plurality of vertices, and to identify as an end vertex tile another tile covered by a right most vertex in said plurality of vertices; and
identifying each tile covered by a line segments located between the start tile and the end tile.
12. The method ofclaim 4 wherein:
said polygon is contained with a single tile, each of said first vertex tile, said second vertex tile and said edge tile are identical to said single file, and each of said identifying occurs simultaneously thereby to identify said single tile.
13. A method implemented in a computer for identifying from among a plurality of tiles to be displayed on a screen a group of tiles that are covered by a polygon, the polygon having at least a first line segment and a second line segment, each tile including an equal number of pixels, the method comprising:
identifying each edge tile, that is covered by the first line segment by:
initializing a tile that is covered by an endpoint of the first line segment to be the current tile;
initializing the first line segment to be the current segment; and
computing the value of a function indicative of the position of the current line segment relative to a corner of the current tile;
identifying each edge tile, that is covered by the second line segment; and
subsequent to identifying each edge tile that is covered by the first line segment and identifying each edge tile that is covered by the second line segment, identifying a plurality of interior tiles, each interior tile being located between two edge tiles, one of the two edge tiles being covered by the first line segment and the other of the two edge tiles being covered by the second line segment.
14. The method ofclaim 13 wherein
identifying of each edge tile covered by the first line segment is performed simultaneously with identifying of each edge tile covered by the second line segment.
15. The method ofclaim 14 wherein:
the primitive includes a third line segment that intersects at least one of the first line segment and the second line segment; and
the method further comprises identifying each tile, hereinafter edge tile, that is covered by the third line segment.
16. The method ofclaim 15 wherein:
identifying each edge tile covered by the third line segment is performed simultaneous with one of:
identifying each edge tile covered by the first line segment; and
identifying each edge tile covered by the second line segment.
17. The method ofclaim 13 wherein each tile in said plurality of tiles has an x coordinate and a y coordinate, and the first line segment has a first end point and a second end point, and the method further includes:
computing a first projection distance, hereinafter Δx, as the difference between the x coordinates of the first end point and the second end point of the first line segment;
computing a second projection distance, hereinafter Δy, as the difference between the y coordinates of the first end point and the second end point; and
using the first projection distance and the second projection distance to compute said value of said function.
18. The method ofclaim 17 wherein each tile has a width of stepx and a height of stepy, and the method further includes:
computing, by using the equation Fnew=Fold+Δy*stepx−Δx*stepy, the value of a function at a corner hereinafter current corner, of a tile hereinafter current tile that is located adjacent to a first vertex tile, the first vertex tile being covered by an endpoint of the first line segment, wherein Fold is an initial value of the function at a first corner of the first vertex tile.
19. The method ofclaim 18 wherein the equation is reduced to Fnew=Fold+Δy*stepx when the current corner is located along a horizontal direction relative to the first corner.
20. The method ofclaim 18 wherein the equation is reduced to Fnew=Fold+Δx*stepy when the current corner is located along a vertical direction relative to the first corner.
21. The method ofclaim 13 wherein each tile has a width of stepx and a height of stepy, and the method further includes:
computing, by using the equation F=Ax+By+C, the value of a function at a corner hereinafter current corner, of a tile hereinafter current tile that is located adjacent to a first vertex tile, the first vertex tile being covered by an endpoint of the first line segment, wherein A=Δy, B=−Δx and C=(Δx)(y)−(Δy)(x).
22. The method ofclaim 13 wherein the polygon has a plurality of vertices, and the method farther comprises:
identifying as a start vertex tile a tile covered by a left most vertex in said plurality of vertices;
identifying as an end vertex tile another tile covered by a right most vertex in said plurality of vertices; and
identifying each tile covered by a line segment of the polygon and located between the start tile and the end tile.
23. The method ofclaim 13 being devoid of identification of a tile not touched or covered by the polygon.
24. The method ofclaim 13 further comprising:
selecting a first corner of a tile in said group of tiles as a testing corner, based on a direction of scanning and slope of the first line segment; and
computing the value of a line function indicative of the position of the first line segment relative to the testing corner.
25. The method ofclaim 24 wherein:
said scanning direction is from left to right;
said testing corner is the upper right corner if the slope of the first line segment is positive; and
said testing corner is the lower right corner if the slope of the first line segment is negative.
US09/271,6371999-03-171999-03-17Method for determining tiles in a computer display that are covered by a graphics primitiveExpired - LifetimeUS6437780B1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US09/271,637US6437780B1 (en)1999-03-171999-03-17Method for determining tiles in a computer display that are covered by a graphics primitive

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
US09/271,637US6437780B1 (en)1999-03-171999-03-17Method for determining tiles in a computer display that are covered by a graphics primitive

Publications (1)

Publication NumberPublication Date
US6437780B1true US6437780B1 (en)2002-08-20

Family

ID=23036433

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US09/271,637Expired - LifetimeUS6437780B1 (en)1999-03-171999-03-17Method for determining tiles in a computer display that are covered by a graphics primitive

Country Status (1)

CountryLink
US (1)US6437780B1 (en)

Cited By (65)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20020063708A1 (en)*2000-11-242002-05-30Keiichi SendaPolygon rendering device
US20020101420A1 (en)*2001-01-292002-08-01Silicon Integrated Systems Corp.Triangle shading method for a 3D graphic system
US20020113797A1 (en)*2000-11-172002-08-22Potter Scott T.Systems and methods for representing and displaying graphics
US20030122851A1 (en)*2001-12-312003-07-03Doyle Peter L.Efficient image allocation for zone rendering
US20030122819A1 (en)*2001-12-312003-07-03Satyaki KoneruMethod and apparatus for determining bins to be updated for polygons, including lines
US20030206167A1 (en)*2001-10-182003-11-06Thrasher Thomas L.Auxiliary active region determination for line width generation in regionalized rasterizer displays
US20040169655A1 (en)*2001-10-182004-09-02Thrasher Thomas L.Active region determination for line generation in regionalized rasterizer displays
US6788301B2 (en)2001-10-182004-09-07Hewlett-Packard Development Company, L.P.Active pixel determination for line generation in regionalized rasterizer displays
US20040212622A1 (en)*2001-12-312004-10-28Doyle Peter L.Efficient object storage for zone rendering
US20040246251A1 (en)*2003-03-272004-12-09Simon FenneyTiling system for 3D rendered graphics
US20050017986A1 (en)*2001-10-132005-01-27Majid AnwarSystems and methods for generating visual representations of graphical data and digital document processing
US20050125736A1 (en)*2003-12-092005-06-09International Business Machines CorporationPersonalized desktop workspace icon organizer
US6937236B2 (en)*2001-06-252005-08-30Micron Technology, Inc.Methods and apparatus for culling sorted, back facing graphics data
US20050285850A1 (en)*2004-06-292005-12-29Heim Oliver AMethods and apparatuses for a polygon binning process for rendering
US20060017728A1 (en)*2001-06-252006-01-26Harkin Patrick AMethods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US20060170694A1 (en)*2005-01-312006-08-03Matsushita Electric Industrial Co., Ltd.Patterned polygon rendering apparatus
US7307628B1 (en)*2004-08-062007-12-11Nvidia CorporationDiamond culling of small primitives
US20070296725A1 (en)*2006-06-232007-12-27Steiner Walter RMethod for parallel fine rasterization in a raster stage of a graphics pipeline
EP1881456A1 (en)*2006-07-202008-01-23Samsung Electronics Co., Ltd.Method and system for tile binning using half-plane edge function
US20080068375A1 (en)*2006-09-182008-03-20Samsung Electronics Co., Ltd.Method and system for early Z test in title-based three-dimensional rendering
US20080231604A1 (en)*2007-03-222008-09-25Cypress Semiconductor Corp.Method for extending the life of touch screens
US7450120B1 (en)*2003-12-192008-11-11Nvidia CorporationApparatus, system, and method for Z-culling
US20090046098A1 (en)*2007-08-142009-02-19Stmicroelectronics S.R.L.Primitive binning method for tile-based rendering
US20090122083A1 (en)*2007-11-092009-05-14Blaise VignonEdge evaluation techniques for graphics hardware
US20090147016A1 (en)*2007-12-052009-06-11Stmicroelectronics S.R.L.Method for detecting border tiles or border pixels of a primitive for tile-based rendering
US7580927B1 (en)*2001-05-292009-08-25Oracle International CorporationQuadtree center tile/boundary tile optimization
US20110063302A1 (en)*2009-09-162011-03-17Nvidia CorporationCompression for co-processing techniques on heterogeneous graphics processing units
US8237738B1 (en)2006-11-022012-08-07Nvidia CorporationSmooth rasterization of polygonal graphics primitives
US8390645B1 (en)2005-12-192013-03-05Nvidia CorporationMethod and system for rendering connecting antialiased line segments
US8427487B1 (en)2006-11-022013-04-23Nvidia CorporationMultiple tile output using interface compression in a raster stage
US8427496B1 (en)2005-05-132013-04-23Nvidia CorporationMethod and system for implementing compression across a graphics bus interconnect
US8477134B1 (en)*2006-06-302013-07-02Nvidia CorporationConservative triage of polygon status using low precision edge evaluation and high precision edge evaluation
US8482567B1 (en)*2006-11-032013-07-09Nvidia CorporationLine rasterization techniques
US20130187956A1 (en)*2012-01-232013-07-25Walter R. SteinerMethod and system for reducing a polygon bounding box
US8681861B2 (en)2008-05-012014-03-25Nvidia CorporationMultistandard hardware video encoder
US8692844B1 (en)2000-09-282014-04-08Nvidia CorporationMethod and system for efficient antialiased rendering
US8698811B1 (en)2005-12-152014-04-15Nvidia CorporationNested boustrophedonic patterns for rasterization
US8704275B2 (en)2004-09-152014-04-22Nvidia CorporationSemiconductor die micro electro-mechanical switch management method
US8711156B1 (en)2004-09-302014-04-29Nvidia CorporationMethod and system for remapping processing elements in a pipeline of a graphics processing unit
US8711161B1 (en)2003-12-182014-04-29Nvidia CorporationFunctional component compensation reconfiguration system and method
US8724483B2 (en)2007-10-222014-05-13Nvidia CorporationLoopback configuration for bi-directional interfaces
US8732644B1 (en)2003-09-152014-05-20Nvidia CorporationMicro electro mechanical switch system and method for testing and configuring semiconductor functional circuits
US8768642B2 (en)2003-09-152014-07-01Nvidia CorporationSystem and method for remotely configuring semiconductor functional circuits
US8775997B2 (en)2003-09-152014-07-08Nvidia CorporationSystem and method for testing and configuring semiconductor functional circuits
US8780123B2 (en)2007-12-172014-07-15Nvidia CorporationInterrupt handling techniques in the rasterizer of a GPU
US20140292756A1 (en)*2013-03-292014-10-02Ati Technologies UlcHybrid Render with Deferred Primitive Batch Binning
US8923385B2 (en)2008-05-012014-12-30Nvidia CorporationRewind-enabled hardware encoder
US9064333B2 (en)2007-12-172015-06-23Nvidia CorporationInterrupt handling techniques in the rasterizer of a GPU
US9117309B1 (en)2005-12-192015-08-25Nvidia CorporationMethod and system for rendering polygons with a bounding box in a graphics processor unit
US9171350B2 (en)2010-10-282015-10-27Nvidia CorporationAdaptive resolution DGPU rendering to provide constant framerate with free IGPU scale up
US9331869B2 (en)2010-03-042016-05-03Nvidia CorporationInput/output request packet handling techniques by a device specific kernel mode driver
GB2537660A (en)*2015-04-222016-10-26Imagination Tech LtdTiling a primitive in a graphics processing system
GB2537661A (en)*2015-04-222016-10-26Imagination Tech LtdTiling a primitive in a graphics processing system
US9530189B2 (en)2009-12-312016-12-27Nvidia CorporationAlternate reduction ratios and threshold mechanisms for framebuffer compression
US9591309B2 (en)2012-12-312017-03-07Nvidia CorporationProgressive lossy memory compression
US9607407B2 (en)2012-12-312017-03-28Nvidia CorporationVariable-width differential memory compression
US9710894B2 (en)2013-06-042017-07-18Nvidia CorporationSystem and method for enhanced multi-sample anti-aliasing
US20170235436A1 (en)*2015-01-222017-08-17NetSuite Inc.System and methods for implementing visual interface for use in sorting and organizing records
US9832388B2 (en)2014-08-042017-11-28Nvidia CorporationDeinterleaving interleaved high dynamic range image by using YUV interpolation
US9928311B2 (en)*2007-11-012018-03-27Ebay Inc.Navigation for large scale graphs
US9946658B2 (en)2013-11-222018-04-17Nvidia CorporationMemory interface design having controllable internal and external interfaces for bypassing defective memory
GB2564271A (en)*2015-04-222019-01-09Imagination Tech LtdTiling a primitive in a graphics processing system
EP3504684A4 (en)*2016-08-292020-02-26Advanced Micro Devices, Inc. HYBRID RENDERING WITH PREFERRED PRIMITIVE BATCH BINNING AND SORTING
US10957094B2 (en)2013-03-292021-03-23Advanced Micro Devices, Inc.Hybrid render with preferred primitive batch binning and sorting
US12394010B2 (en)2022-05-182025-08-19Advanced Micro Devices, Inc.Pipeline delay elimination with parallel two level primitive batch binning

Citations (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5343558A (en)*1991-02-191994-08-30Silicon Graphics, Inc.Method for scan converting shaded triangular polygons
US6034699A (en)*1997-05-012000-03-07Ati Technologies, Inc.Rendering polygons

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5343558A (en)*1991-02-191994-08-30Silicon Graphics, Inc.Method for scan converting shaded triangular polygons
US6034699A (en)*1997-05-012000-03-07Ati Technologies, Inc.Rendering polygons

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Foley et al., "Computer Graphics, Principles and Practice", Second Edition in C, 1990, pp. 336-337.
Foley et al., "Computer Graphics, Principles and Practice", Second Edition in C, 1990, pp. 660-663.

Cited By (122)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US8692844B1 (en)2000-09-282014-04-08Nvidia CorporationMethod and system for efficient antialiased rendering
US20020113797A1 (en)*2000-11-172002-08-22Potter Scott T.Systems and methods for representing and displaying graphics
US20020063708A1 (en)*2000-11-242002-05-30Keiichi SendaPolygon rendering device
US6977652B2 (en)*2000-11-242005-12-20Matsushita Electric Industrial Co., Ltd.Polygon rendering device
US20020101420A1 (en)*2001-01-292002-08-01Silicon Integrated Systems Corp.Triangle shading method for a 3D graphic system
US7580927B1 (en)*2001-05-292009-08-25Oracle International CorporationQuadtree center tile/boundary tile optimization
US7978193B2 (en)2001-06-252011-07-12Round Rock Research, LlcMethods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US7619624B2 (en)2001-06-252009-11-17Micron Technology, Inc.Methods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US8174526B2 (en)2001-06-252012-05-08Round Rock Research, LlcMethods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US20060017728A1 (en)*2001-06-252006-01-26Harkin Patrick AMethods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US20100053157A1 (en)*2001-06-252010-03-04Micron Technology, Inc.Methods and apparatus for rendering or preparing digital objects or portions thereof for subsequent processing
US6937236B2 (en)*2001-06-252005-08-30Micron Technology, Inc.Methods and apparatus for culling sorted, back facing graphics data
US20050017986A1 (en)*2001-10-132005-01-27Majid AnwarSystems and methods for generating visual representations of graphical data and digital document processing
US7271814B2 (en)*2001-10-132007-09-18Picsel Technologies, Ltd.Systems and methods for generating visual representations of graphical data and digital document processing
US20040169655A1 (en)*2001-10-182004-09-02Thrasher Thomas L.Active region determination for line generation in regionalized rasterizer displays
US6788301B2 (en)2001-10-182004-09-07Hewlett-Packard Development Company, L.P.Active pixel determination for line generation in regionalized rasterizer displays
US6791547B2 (en)*2001-10-182004-09-14Hewlett-Packard Development Company, L.P.Auxiliary active region determination for line width generation in regionalized rasterizer displays
US20030206167A1 (en)*2001-10-182003-11-06Thrasher Thomas L.Auxiliary active region determination for line width generation in regionalized rasterizer displays
US6992670B2 (en)2001-10-182006-01-31Hewlett-Packard Development Company, L.P.Active region determination for line generation in regionalized rasterizer displays
US6693637B2 (en)*2001-12-312004-02-17Intel CorporationMethod and apparatus for determining bins to be updated for polygons, including lines
US7791601B2 (en)2001-12-312010-09-07Doyle Peter LEfficient object storage for zone rendering
US6882349B2 (en)*2001-12-312005-04-19Intel CorporationEfficient image allocation for zone rendering
US20040212622A1 (en)*2001-12-312004-10-28Doyle Peter L.Efficient object storage for zone rendering
US20030122819A1 (en)*2001-12-312003-07-03Satyaki KoneruMethod and apparatus for determining bins to be updated for polygons, including lines
US20030122851A1 (en)*2001-12-312003-07-03Doyle Peter L.Efficient image allocation for zone rendering
US7298371B2 (en)*2001-12-312007-11-20Doyle Peter LEfficient object storage for zone rendering
US7834872B2 (en)2003-03-272010-11-16Imagination Technologies LimitedTiling system for 3D rendered graphics
JP2006521612A (en)*2003-03-272006-09-21イマジネイション テクノロジーズ リミテッド Improved tiling system for 3D-rendered graphics
US20040246251A1 (en)*2003-03-272004-12-09Simon FenneyTiling system for 3D rendered graphics
WO2004086309A3 (en)*2003-03-272004-12-23Imagination Tech LtdImprovements to a tiling system for 3d rendered graphics
US8732644B1 (en)2003-09-152014-05-20Nvidia CorporationMicro electro mechanical switch system and method for testing and configuring semiconductor functional circuits
US8768642B2 (en)2003-09-152014-07-01Nvidia CorporationSystem and method for remotely configuring semiconductor functional circuits
US8775112B2 (en)2003-09-152014-07-08Nvidia CorporationSystem and method for increasing die yield
US8872833B2 (en)2003-09-152014-10-28Nvidia CorporationIntegrated circuit configuration system and method
US8788996B2 (en)2003-09-152014-07-22Nvidia CorporationSystem and method for configuring semiconductor functional circuits
US8775997B2 (en)2003-09-152014-07-08Nvidia CorporationSystem and method for testing and configuring semiconductor functional circuits
US20050125736A1 (en)*2003-12-092005-06-09International Business Machines CorporationPersonalized desktop workspace icon organizer
US8711161B1 (en)2003-12-182014-04-29Nvidia CorporationFunctional component compensation reconfiguration system and method
US7755624B1 (en)2003-12-192010-07-13Nvidia CorporationApparatus, system, and method for Z-culling
US7450120B1 (en)*2003-12-192008-11-11Nvidia CorporationApparatus, system, and method for Z-culling
US20050285850A1 (en)*2004-06-292005-12-29Heim Oliver AMethods and apparatuses for a polygon binning process for rendering
US7167171B2 (en)*2004-06-292007-01-23Intel CorporationMethods and apparatuses for a polygon binning process for rendering
US7307628B1 (en)*2004-08-062007-12-11Nvidia CorporationDiamond culling of small primitives
US8723231B1 (en)2004-09-152014-05-13Nvidia CorporationSemiconductor die micro electro-mechanical switch management system and method
US8704275B2 (en)2004-09-152014-04-22Nvidia CorporationSemiconductor die micro electro-mechanical switch management method
US8711156B1 (en)2004-09-302014-04-29Nvidia CorporationMethod and system for remapping processing elements in a pipeline of a graphics processing unit
US20060170694A1 (en)*2005-01-312006-08-03Matsushita Electric Industrial Co., Ltd.Patterned polygon rendering apparatus
US7667714B2 (en)*2005-01-312010-02-23Panasonic CorporationPatterned polygon rendering apparatus
US8427496B1 (en)2005-05-132013-04-23Nvidia CorporationMethod and system for implementing compression across a graphics bus interconnect
US8698811B1 (en)2005-12-152014-04-15Nvidia CorporationNested boustrophedonic patterns for rasterization
US9117309B1 (en)2005-12-192015-08-25Nvidia CorporationMethod and system for rendering polygons with a bounding box in a graphics processor unit
US8390645B1 (en)2005-12-192013-03-05Nvidia CorporationMethod and system for rendering connecting antialiased line segments
US8928676B2 (en)2006-06-232015-01-06Nvidia CorporationMethod for parallel fine rasterization in a raster stage of a graphics pipeline
US20070296725A1 (en)*2006-06-232007-12-27Steiner Walter RMethod for parallel fine rasterization in a raster stage of a graphics pipeline
US8477134B1 (en)*2006-06-302013-07-02Nvidia CorporationConservative triage of polygon status using low precision edge evaluation and high precision edge evaluation
US20080018664A1 (en)*2006-07-202008-01-24Samsung Electronics Co., Ltd.Method and system for tile binning using half-plane edge function
US8345064B2 (en)2006-07-202013-01-01Samsung Electronics Co., Ltd.Method and system for tile binning using half-plane edge function
EP1881456A1 (en)*2006-07-202008-01-23Samsung Electronics Co., Ltd.Method and system for tile binning using half-plane edge function
US20080068375A1 (en)*2006-09-182008-03-20Samsung Electronics Co., Ltd.Method and system for early Z test in title-based three-dimensional rendering
US20110193862A1 (en)*2006-09-182011-08-11Samsung Electronics Co., Ltd.Method and system for early z test in title-based three-dimensional rendering
US8154547B2 (en)2006-09-182012-04-10Samsung Electronics, Co., Ltd.Method and system for early Z test in title-based three-dimensional rendering
EP1901234A3 (en)*2006-09-182009-10-07Samsung Electronics Co., LtdMethod and system for early Z test in tile-based three-dimensional rendering
US8427487B1 (en)2006-11-022013-04-23Nvidia CorporationMultiple tile output using interface compression in a raster stage
US8237738B1 (en)2006-11-022012-08-07Nvidia CorporationSmooth rasterization of polygonal graphics primitives
US8482567B1 (en)*2006-11-032013-07-09Nvidia CorporationLine rasterization techniques
US20080231604A1 (en)*2007-03-222008-09-25Cypress Semiconductor Corp.Method for extending the life of touch screens
US20090046098A1 (en)*2007-08-142009-02-19Stmicroelectronics S.R.L.Primitive binning method for tile-based rendering
US8724483B2 (en)2007-10-222014-05-13Nvidia CorporationLoopback configuration for bi-directional interfaces
US9928311B2 (en)*2007-11-012018-03-27Ebay Inc.Navigation for large scale graphs
US20090122083A1 (en)*2007-11-092009-05-14Blaise VignonEdge evaluation techniques for graphics hardware
US8063903B2 (en)2007-11-092011-11-22Nvidia CorporationEdge evaluation techniques for graphics hardware
US8059119B2 (en)*2007-12-052011-11-15Stmicroelectronics S.R.L.Method for detecting border tiles or border pixels of a primitive for tile-based rendering
US20090147016A1 (en)*2007-12-052009-06-11Stmicroelectronics S.R.L.Method for detecting border tiles or border pixels of a primitive for tile-based rendering
US9064333B2 (en)2007-12-172015-06-23Nvidia CorporationInterrupt handling techniques in the rasterizer of a GPU
US8780123B2 (en)2007-12-172014-07-15Nvidia CorporationInterrupt handling techniques in the rasterizer of a GPU
US8923385B2 (en)2008-05-012014-12-30Nvidia CorporationRewind-enabled hardware encoder
US8681861B2 (en)2008-05-012014-03-25Nvidia CorporationMultistandard hardware video encoder
US8773443B2 (en)2009-09-162014-07-08Nvidia CorporationCompression for co-processing techniques on heterogeneous graphics processing units
US20110063302A1 (en)*2009-09-162011-03-17Nvidia CorporationCompression for co-processing techniques on heterogeneous graphics processing units
US9530189B2 (en)2009-12-312016-12-27Nvidia CorporationAlternate reduction ratios and threshold mechanisms for framebuffer compression
US9331869B2 (en)2010-03-042016-05-03Nvidia CorporationInput/output request packet handling techniques by a device specific kernel mode driver
US9171350B2 (en)2010-10-282015-10-27Nvidia CorporationAdaptive resolution DGPU rendering to provide constant framerate with free IGPU scale up
US20130187956A1 (en)*2012-01-232013-07-25Walter R. SteinerMethod and system for reducing a polygon bounding box
US9633458B2 (en)*2012-01-232017-04-25Nvidia CorporationMethod and system for reducing a polygon bounding box
US9591309B2 (en)2012-12-312017-03-07Nvidia CorporationProgressive lossy memory compression
US9607407B2 (en)2012-12-312017-03-28Nvidia CorporationVariable-width differential memory compression
US20140292756A1 (en)*2013-03-292014-10-02Ati Technologies UlcHybrid Render with Deferred Primitive Batch Binning
US11954782B2 (en)2013-03-292024-04-09Advanced Micro Devices, Inc.Hybrid render with preferred primitive batch binning and sorting
US11880926B2 (en)2013-03-292024-01-23Advanced Micro Devices, Inc.Hybrid render with deferred primitive batch binning
US12406426B2 (en)2013-03-292025-09-02Advanced Micro Devices, Inc.Hybrid render with deferred primitive batch binning
US11335052B2 (en)2013-03-292022-05-17Advanced Micro Devices, Inc.Hybrid render with deferred primitive batch binning
US20190122417A1 (en)*2013-03-292019-04-25Advanced Micro Devices, Inc.Hybrid render with deferred primitive batch binning
US10957094B2 (en)2013-03-292021-03-23Advanced Micro Devices, Inc.Hybrid render with preferred primitive batch binning and sorting
US10169906B2 (en)*2013-03-292019-01-01Advanced Micro Devices, Inc.Hybrid render with deferred primitive batch binning
US9710894B2 (en)2013-06-042017-07-18Nvidia CorporationSystem and method for enhanced multi-sample anti-aliasing
US9946658B2 (en)2013-11-222018-04-17Nvidia CorporationMemory interface design having controllable internal and external interfaces for bypassing defective memory
US9832388B2 (en)2014-08-042017-11-28Nvidia CorporationDeinterleaving interleaved high dynamic range image by using YUV interpolation
US20170235436A1 (en)*2015-01-222017-08-17NetSuite Inc.System and methods for implementing visual interface for use in sorting and organizing records
US10955992B2 (en)*2015-01-222021-03-23NetSuite Inc.System and methods for implementing visual interface for use in sorting and organizing records
US10497088B2 (en)*2015-04-222019-12-03Imagination Technologies LimitedTiling a primitive in a graphics processing system by edge-specific testing of a subset of tiles in a rendering space
GB2537661A (en)*2015-04-222016-10-26Imagination Tech LtdTiling a primitive in a graphics processing system
US10282807B2 (en)*2015-04-222019-05-07Imagination Technologies LimitedTiling a primitive in a graphics processing system by testing subsets of tiles in a rendering space
US20190220947A1 (en)*2015-04-222019-07-18Imagination Technologies LimitedTiling a Primitive in a Graphics Processing System by Edge-Specific Testing of a Subset of Tiles in a Rendering Space
US20160314556A1 (en)*2015-04-222016-10-27Imagination Technologies LimitedTiling a primitive in a graphics processing system by testing subsets of tiles in a rendering space
GB2564271B (en)*2015-04-222020-01-08Imagination Tech LtdTiling a primitive in a graphics processing system
CN106067187A (en)*2015-04-222016-11-02想象技术有限公司 Chunking Primitives in Graphics Processing Systems
US10748240B2 (en)*2015-04-222020-08-18Imagination Technologies LimitedTiling a primitive in a graphics processing system by edge-specific testing of a subset of tiles in a rendering space
GB2537661B (en)*2015-04-222018-09-26Imagination Tech LtdTiling a primitive in a graphics processing system
EP3333806A1 (en)*2015-04-222018-06-13Imagination Technologies LimitedTiling a primitive in a graphics processing system
CN106067187B (en)*2015-04-222021-11-30想象技术有限公司Blocking primitives in a graphics processing system
CN113936081A (en)*2015-04-222022-01-14想象技术有限公司 Chunking primitives in graphics processing systems
CN113947654A (en)*2015-04-222022-01-18想象技术有限公司Blocking primitives in a graphics processing system
US11257181B2 (en)*2015-04-222022-02-22Imagination Technologies LimitedTiling a primitive in a graphics processing system by edge-specific testing of a subset of tiles in a rendering space
GB2537660A (en)*2015-04-222016-10-26Imagination Tech LtdTiling a primitive in a graphics processing system
US11790480B2 (en)2015-04-222023-10-17Imagination Technologies LimitedTiling a primitive in a graphics processing system by edge-specific testing of a subset of tiles in a rendering space
GB2564271A (en)*2015-04-222019-01-09Imagination Tech LtdTiling a primitive in a graphics processing system
US20240037693A1 (en)*2015-04-222024-02-01Imagination Technologies LimitedTiling a primitive in a graphics processing system by testing subsets of tiles in a rendering space
EP3086290A1 (en)*2015-04-222016-10-26Imagination Technologies LimitedTiling a primitive in a graphics processing system
CN113936081B (en)*2015-04-222025-06-10想象技术有限公司Blocking primitives in a graphics processing system
CN113947654B (en)*2015-04-222025-06-10想象技术有限公司Blocking primitives in a graphics processing system
EP3504684A4 (en)*2016-08-292020-02-26Advanced Micro Devices, Inc. HYBRID RENDERING WITH PREFERRED PRIMITIVE BATCH BINNING AND SORTING
US12394010B2 (en)2022-05-182025-08-19Advanced Micro Devices, Inc.Pipeline delay elimination with parallel two level primitive batch binning

Similar Documents

PublicationPublication DateTitle
US6437780B1 (en)Method for determining tiles in a computer display that are covered by a graphics primitive
US6323874B1 (en)System and method for rendering an image
JP4598031B2 (en) Accelerated start tile search
US6788301B2 (en)Active pixel determination for line generation in regionalized rasterizer displays
EP0243644B1 (en)Interpolated display characteristic value generation
EP0430501B1 (en)System and method for drawing antialiased polygons
EP1127337B2 (en)Shading 3-dimensional computer generated images
US7742061B2 (en)Method and related apparatus for image processing
EP0820037B1 (en)Apparatus and method for drawing
US6292192B1 (en)System and method for the direct rendering of curve bounded objects
US10140750B2 (en)Method, display adapter and computer program product for improved graphics performance by using a replaceable culling program
US7812837B2 (en)Reduced Z-buffer generating method, hidden surface removal method and occlusion culling method
US20070268291A1 (en)Occlusion Culling Method and Rendering Processing Apparatus
US20050068326A1 (en)Image processing apparatus and method of same
EP2728551B1 (en)Image rendering method and system
US12026809B2 (en)Systems for generating anti-aliased vector objects
US6518969B2 (en)Three dimensional graphics drawing apparatus for drawing polygons by adding an offset value to vertex data and method thereof
US20030063084A1 (en)System and method for improving 3D data structure representations
US6753861B2 (en)Active region determination for line generation in regionalized rasterizer displays
US6972760B2 (en)Area and span based Z-buffer
EP1345177B1 (en)Method and apparatus for evaluating whether a pixel point is inside a triangle
US6882349B2 (en)Efficient image allocation for zone rendering
US6791547B2 (en)Auxiliary active region determination for line width generation in regionalized rasterizer displays
US6489967B1 (en)Image formation apparatus and image formation method
EP0288629A1 (en)Gouraud shading on graphics display apparatus

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:GIGAPIXEL CORPORATION, CALIFORNIA

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BALTARETU, OANA;DIGNAM, DAVID L.;GUPTA, SANJAY O.;REEL/FRAME:009825/0870

Effective date:19990316

ASAssignment

Owner name:NVIDIA U.S. INVESTMENT COMPANY, A CORPORATION OF D

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:3DFX INTERACTIVE, INC., A CORPORATION OF CALIFORNIA;REEL/FRAME:011801/0827

Effective date:20010418

ASAssignment

Owner name:NVIDIA U.S. INVESTMENT COMPANY, CALIFORNIA

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GIGAPIXEL CORPORATION;REEL/FRAME:012722/0997

Effective date:20020301

STCFInformation on status: patent grant

Free format text:PATENTED CASE

FPAYFee payment

Year of fee payment:4

FPAYFee payment

Year of fee payment:8

ASAssignment

Owner name:NVIDIA CORPORATION, CALIFORNIA

Free format text:MERGER;ASSIGNOR:NVIDIA US INVESTMENT COMPANY;REEL/FRAME:029720/0833

Effective date:20121212

FPAYFee payment

Year of fee payment:12


[8]ページ先頭

©2009-2025 Movatter.jp