US6400004B1 - Leadless semiconductor package - Google Patents
Leadless semiconductor packageDownload PDFInfo
- Publication number
- US6400004B1 US6400004B1US09/640,549US64054900AUS6400004B1US 6400004 B1US6400004 B1US 6400004B1US 64054900 AUS64054900 AUS 64054900AUS 6400004 B1US6400004 B1US 6400004B1
- Authority
- US
- United States
- Prior art keywords
- package
- leads
- die pad
- lead
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065semiconductorSubstances0.000titleclaimsabstractdescription43
- 238000007373indentationMethods0.000claimsabstractdescription29
- 238000005520cutting processMethods0.000claimsdescription17
- 229910052751metalInorganic materials0.000description22
- 239000002184metalSubstances0.000description22
- 238000000034methodMethods0.000description22
- 230000008569processEffects0.000description20
- 238000000465mouldingMethods0.000description13
- 229920002120photoresistant polymerPolymers0.000description8
- 150000001875compoundsChemical class0.000description7
- PXHVJJICTQNCMI-UHFFFAOYSA-NNickelChemical compound[Ni]PXHVJJICTQNCMI-UHFFFAOYSA-N0.000description6
- KDLHZDBZIXYQEI-UHFFFAOYSA-NPalladiumChemical compound[Pd]KDLHZDBZIXYQEI-UHFFFAOYSA-N0.000description4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-NSiliconChemical compound[Si]XUIMIQQOPSSXEZ-UHFFFAOYSA-N0.000description4
- 230000002708enhancing effectEffects0.000description4
- 238000005530etchingMethods0.000description4
- RYGMFSIKBFXOCR-UHFFFAOYSA-NCopperChemical compound[Cu]RYGMFSIKBFXOCR-UHFFFAOYSA-N0.000description3
- 239000004642PolyimideSubstances0.000description3
- 229910052802copperInorganic materials0.000description3
- 239000010949copperSubstances0.000description3
- 238000004519manufacturing processMethods0.000description3
- 239000000463materialSubstances0.000description3
- 229910052759nickelInorganic materials0.000description3
- 238000004806packaging method and processMethods0.000description3
- 238000012858packaging processMethods0.000description3
- 238000007747platingMethods0.000description3
- 229920001721polyimidePolymers0.000description3
- 229910000679solderInorganic materials0.000description3
- 239000004593EpoxySubstances0.000description2
- XEEYBQQBJWHFJM-UHFFFAOYSA-NIronChemical compound[Fe]XEEYBQQBJWHFJM-UHFFFAOYSA-N0.000description2
- BQCADISMDOOEFD-UHFFFAOYSA-NSilverChemical compound[Ag]BQCADISMDOOEFD-UHFFFAOYSA-N0.000description2
- ATJFFYVFTNAWJD-UHFFFAOYSA-NTinChemical compound[Sn]ATJFFYVFTNAWJD-UHFFFAOYSA-N0.000description2
- 229910045601alloyInorganic materials0.000description2
- 239000000956alloySubstances0.000description2
- 238000007796conventional methodMethods0.000description2
- 238000005516engineering processMethods0.000description2
- 229910052763palladiumInorganic materials0.000description2
- 230000009467reductionEffects0.000description2
- 229910052709silverInorganic materials0.000description2
- 239000004332silverSubstances0.000description2
- 239000000758substrateSubstances0.000description2
- 239000000853adhesiveSubstances0.000description1
- 230000001070adhesive effectEffects0.000description1
- 230000001413cellular effectEffects0.000description1
- 238000011109contaminationMethods0.000description1
- 238000005260corrosionMethods0.000description1
- 230000007797corrosionEffects0.000description1
- 230000008030eliminationEffects0.000description1
- 238000003379elimination reactionMethods0.000description1
- 238000005538encapsulationMethods0.000description1
- PCHJSUWPFVWCPO-UHFFFAOYSA-NgoldChemical compound[Au]PCHJSUWPFVWCPO-UHFFFAOYSA-N0.000description1
- 229910052737goldInorganic materials0.000description1
- 239000010931goldSubstances0.000description1
- 229910052742ironInorganic materials0.000description1
- 238000003475laminationMethods0.000description1
- 230000007246mechanismEffects0.000description1
- 239000000203mixtureSubstances0.000description1
- 238000012986modificationMethods0.000description1
- 230000004048modificationEffects0.000description1
- 239000011347resinSubstances0.000description1
- 229920005989resinPolymers0.000description1
- 238000005476solderingMethods0.000description1
Images
Classifications
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- This inventionis related to a lead frame package, and more specifically to a leadless semiconductor package.
- Lead frame packageshas been used for a long period of time in the IC packaging history mainly because of its low manufacturing cost and high reliability.
- BGAAll Grid Array packages
- CSPChip Scale Package
- the formerwas widely used in IC chips that have higher I/Os and need better electrical and thermal performance than the conventional packages, for examples, CPU and graphic chips.
- the latterhas been widely used in mobile products of which the footprint, package profile, package weight are major concerns.
- FIG. 1shows a bottom view of a leadless package 100 wherein the leads 110 a are disposed at the bottom of the package as compared to the conventional gull-wing or J-leaded type package.
- the die pad 110 b of the leadless package 100is exposed from the bottom of the package thereby providing better power dissipation.
- leadless packagesDue to elimination of the outer leads, leadless packages feature lower profile and light weight. Furthermore, due to the lead length reduction, the corresponding reduction in the resistance, conductance and capacitance make the leadless package 100 very suitable for RF (radio-frequency) product packages operating in several GHz to tens of GHz frequency range. It's also a cost-effective package due to its use of existing BOM (bill of materials). All the above-mentioned properties make the current leadless packages very suitable for telecommunication products such as cellular phones, portable products such as PDA (personal digital assistant), digital cameras, and IA (Information Appliance).
- Conventional leadless packaging processcomprises the following steps.
- a lead frame(denoted as 105 in FIG. 2) for used in the MAP (mold array package) molding process comprises a plurality of units 110 each including a plurality of leads 110 a arranged at the periphery of a die pad 110 b. Each die pad 110 b is connected to the lead frame 105 by four tie bars 110 c.
- IC chips 120are attached to the die pads 110 b using silver epoxy, and the epoxy is cured after die attach.
- a regular wire-bonding processis used to make interconnections between the silicon chips 120 and the leads 110 a of the lead frame 105 .
- the lead frame 105 and the chips 120 attached thereonare encapsulated in a package body 130 .
- a MAP molding processwas used to accomplish this encapsulation.
- the PI tapeis then removed after the molding process.
- the molded productis then marked with either laser or traditional ink. Finally, post-mold curing and singulation steps were conducted to complete the packaging process.
- a resin-bond saw bladeis used to cut the molded product into separate units along predetermined dicing lines to obtain the finished leadless semiconductor packages.
- the leadless semiconductor package 100is mounted onto a substrate, such as a printed circuit board (PC board), by using conventional surface mount technology (SMT).
- a leadless semiconductor packagemainly comprising a semiconductor chip disposed on a die pad and electrically connected to a plurality of leads arranged around the die pad. There are a plurality of tie bars connected to the die pad. The lower surface of each lead has an indentation formed corresponding to one of the bottom edges of the package. The semiconductor chip, the leads and the tie bars are encapsulated in a package body wherein the lower surface of each lead is exposed from the bottom surface of the package except the indentation thereof.
- each leadDuring the encapsulating process, molding compound will flow into the indentation of each lead; hence, after curing, the indentation is embedded in the package body formed from the molding compound such that metal burs created at the lead cutting ends will not appear at the bottom of the package whereby the problems encountered in the surface mount process of the finished package can be avoided.
- the upper surface of each leadpreferably has a cavity thereby enhancing the bonding between the leads and the package body.
- the present inventionfurther provides a lead frame for use in forming leadless semiconductor packages.
- the lead framecomprises a plurality of units each including a die pad and a plurality of leads arranged around the die pad.
- the die padhas an upper surface adapted for receiving a semiconductor chip.
- Each of the leadshas opposing upper and lower surfaces wherein the upper surface thereof is coplanar with the upper surface of the die pad and the lower surface thereof has an indentation formed corresponding to a predetermined dicing line.
- each leadhas a cavity defined in the upper surface thereof.
- FIG. 1is a bottom view of a conventional leadless package
- FIG. 2is a top plan view of a conventional lead frame for use in forming leadless semiconductor packages
- FIG. 3is a cross sectional view of the conventional leadless package of FIG. 1;
- FIG. 4is a bottom view of a leadless semiconductor package according to a preferred embodiment of the present invention.
- FIG. 5is a cross sectional view of the leadless semiconductor package of FIG. 4 of the present invention.
- FIG. 6is a bottom view of a portion of a lead frame in accordance with the present invention.
- FIG. 7is a cross sectional view taken from the line 7 — 7 of FIG. 6 of the present invention.
- FIG. 8is a top view of a portion of a lead frame in accordance with the present invention.
- FIG. 9is a side view of the conventional leadless package of FIG. 1;
- FIG. 10is a side view of the leadless semiconductor package of FIG. 4 of the present invention.
- FIGS. 4 and 5disclose a leadless semiconductor package 300 in accordance with a preferred embodiment of the present invention.
- the package 300comprises a chip 310 attached to a die pad 330 by a conductive adhesive such as silver paste 320 .
- the active surface of the chip 310is provided with a plurality of bonding pads electrically connected to leads 340 through bonding wires 332 .
- the leads 340are arranged at the periphery of the die pad 330 .
- each lead 340has an indentation 340 a formed corresponding to one of the bottom edges 300 a of the package 300 .
- the semiconductor chip 310 , the leads 340 and the tie bars 350are encapsulated in a package body 360 .
- the backside surface of the die pad 330is exposed from the bottom surface of the package 300 thereby enhancing the thermal performance of the package 300 .
- the lower surface 340 b of each lead 340is exposed from the bottom surface of the package 300 except the indentation 340 a thereof Referring to FIG.
- the leadless semiconductor package 300can be mounted onto a substrate, such as a printed circuit board (PC board), like other leadless devices.
- a PC boardis screen printed with a solder paste in a pattern which corresponds to the pattern of the leads 340 exposed from the bottom of the package 300 .
- the package 300is then appropriately positioned on the PC board and the solder is reflowed by using the conventional surface mount technology.
- the leads 340 exposed from the bottom of the package 300can be printed with solder paste and then mounted onto the PC board.
- the metal burs created after cuttingare kept off the bottom of the package to allow a good coplanarity thereby enhancing the yield of the SMT mounting process.
- each lead 340has a cavity 340 d defined in the upper surface thereof.
- the molding compoundwill flow into the cavity 340 d; hence, after curing, the molding compound will fill the cavity 340 d thereby providing mechanical interlock mechanism to strengthen the bonding between the leads 340 and the package body 360 .
- FIG. 6is a bottom view of a unit of a lead frame in accordance with the present invention.
- each unitincludes a die pad 330 and a plurality of leads 340 arranged at the periphery of the die pad 330 .
- the die pad 330has an upper surface 330 a (see FIG. 8) adapted for receiving a semiconductor chip.
- the lower surface 330 b of the dia pad 330is coplanar with the lower surface 340 b of each lead.
- each lead 340is half-etched at its lower surface 340 b to form an indentation 340 a at a location corresponding to a predetermined dicing line 370 and closely adjacent to one of the cutting streets 380 .
- molded product formed by MAP (mold array package) molding processis cut into separate units along the predetermined dicing lines 370 to obtain the finished leadless semiconductor packages.
- FIG. 8is a top of an unit of the lead frame of FIG. 6 in accordance with the present invention.
- the upper surface of each of the leads 340has a cavity 340 d.
- the cavityis formed at a position away from the dicing line 370 but closer to the die pad 330 .
- the upper surface 340 f of the each lead 340is coplanar with the upper surface 330 a of the die pad 330 .
- the lead frameis formed from a thin metal strip.
- the thin metal stripis made of copper or alloys containing copper.
- the thin metal stripmay be made of iron, nickel or alloys thereof, and then plated with copper.
- Conventional process for use in making a lead framecomprises the following steps of: (a) forming a photoresist layer on the upper and lower surfaces of the thin metal strip by conventional techniques such as dry film lamination.
- the photoresist layeris mainly composed of a resin mixture, and a photoactive material which makes the photoresist layer photodefinable; (b) photodefining the photoresist layer through a photomask (not shown) and developing in a manner that areas on both surfaces of the thin metal strip at which they are undesired to be etched are protected by remaining photoresist, e.g., the die pad, the leads and the tie bars; (c) etching areas on both surfaces of the metal strip exposed from the remaining photoresist layer; (d) stripping the remaining photoresist by using conventional techniques; and (e) forming a metal flash on the etched metal strip by using conventional plating techniques.
- the metal flashincludes a layer of nickel covering the lead frame, a layer of palladium covering the nickel layer, and a layer of gold covering the palladium layer.
- the metal flashcan help to prevent the die pad and the leads from corrosion or contamination.
- the tin/lead-plating stepcan be skipped wherein the tin/lead-plating step is performed before soldering the package to PCB thereby enhancing solderability.
- the indentations and the cavities of the present inventioncan be formed using the conventional process described above without introducing any additional step. That is accomplished by, during step (b), simultaneously transferring a predetermined pattern having the design of the indentations and the cavities integrated therein and developing such that areas on both surfaces of the metal strip at which they are predetermined to form the indentations and the cavities are not covered by the photoresist. This make the leadframe in accordance with the present invention very cost-effective because it's fully compatible with the current leadframe fabricating process.
- FIG. 9is a side view of a conventional leadless package.
- FIG. 10is a side view of the leadless semiconductor package in accordance with the present invention.
- the leads of the leadless semiconductor package 300 of the present inventioneach has a half-etched indentation such that metal burs created after cutting will not appear at the bottom of the package thereby ensuring coplanarity thereof.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
1. Field of the Invention
This invention is related to a lead frame package, and more specifically to a leadless semiconductor package.
2. Description of the Related Art
Lead frame packages has been used for a long period of time in the IC packaging history mainly because of its low manufacturing cost and high reliability. However, as integrated circuits products move its endless pace toward both faster and smaller in size, the traditional lead frame packages become gradually obsolete for some high performance-required packages. Thus BGA (Ball Grid Array packages) and CSP (Chip Scale Package) have emerged and become increasingly popular as a new packaging choice. The former was widely used in IC chips that have higher I/Os and need better electrical and thermal performance than the conventional packages, for examples, CPU and graphic chips. The latter has been widely used in mobile products of which the footprint, package profile, package weight are major concerns.
However, the lead frame package still remains its market share as a cost-effective solution for low I/O ICs. Traditional lead frame package has its limit of providing a chip scale and low profile solution due to the long inner leads and outer leads. Therefore, the semiconductor packaging industry develops a leadless package without outer leads such that both foot print and package profile can be greatly reduced. FIG. 1 shows a bottom view of aleadless package 100 wherein theleads 110aare disposed at the bottom of the package as compared to the conventional gull-wing or J-leaded type package. Thedie pad 110bof theleadless package 100 is exposed from the bottom of the package thereby providing better power dissipation. Typically, there are fourtie bars 110cconnected to the diepad 110b.
Due to elimination of the outer leads, leadless packages feature lower profile and light weight. Furthermore, due to the lead length reduction, the corresponding reduction in the resistance, conductance and capacitance make theleadless package 100 very suitable for RF (radio-frequency) product packages operating in several GHz to tens of GHz frequency range. It's also a cost-effective package due to its use of existing BOM (bill of materials). All the above-mentioned properties make the current leadless packages very suitable for telecommunication products such as cellular phones, portable products such as PDA (personal digital assistant), digital cameras, and IA (Information Appliance).
Conventional leadless packaging process comprises the following steps.
Firstly, a polyimide (PI) tape was attached to the bottom of a lead frame, this is to prevent the mold flash problem in the molding process. Typically, a lead frame (denoted as105 in FIG. 2) for used in the MAP (mold array package) molding process comprises a plurality ofunits 110 each including a plurality ofleads 110aarranged at the periphery of adie pad 110b.Each diepad 110bis connected to thelead frame 105 by fourtie bars 110c.
Then, referring to FIG. 3,IC chips 120 are attached to thedie pads 110busing silver epoxy, and the epoxy is cured after die attach. After that, a regular wire-bonding process is used to make interconnections between thesilicon chips 120 and the leads110aof thelead frame 105. After wire bonding, thelead frame 105 and thechips 120 attached thereon are encapsulated in apackage body 130. Typically, a MAP molding process was used to accomplish this encapsulation. The PI tape is then removed after the molding process. The molded product is then marked with either laser or traditional ink. Finally, post-mold curing and singulation steps were conducted to complete the packaging process. In the singulation process, a resin-bond saw blade is used to cut the molded product into separate units along predetermined dicing lines to obtain the finished leadless semiconductor packages. Typically, theleadless semiconductor package 100 is mounted onto a substrate, such as a printed circuit board (PC board), by using conventional surface mount technology (SMT).
One major problem during the manufacturing of the package occurred in the singulation process. Since the saw blade has to cut through two different materials, ie, the metal leadframe as well as the molding compound. This not only results in shorter blade life, but also creates lead quality problems such as metal burs created at thelead cutting ends 112 of theleads 110a,which will introduce unsatisfactory coplanarity of the finished packages thereby complicating and reducing the yield of the later SMT mounting process.
It is therefore an object of the present invention to overcome or at least reduce the problems and disadvantages associated with the above-described technique.
It is another object of the present invention to provide a leadless semiconductor package characterized in that the lower surface of each lead has an indentation formed corresponding to one of the bottom edges of the package and the indentation is embedded in the package body such that metal burs created at the lead cutting ends will not appear at the bottom of the package whereby the problems encountered in the surface mount process of the finished package can be avoided.
It is another object of the present invention to provide a lead frame for use in forming leadless semiconductor packages wherein the lead frame comprises a plurality of leads each having an indentation formed corresponding to a predetermined dicing line whereby the above-mentioned troubles during singulation can therefore be solved.
In accordance with the above listed and other objects we discloses a leadless semiconductor package mainly comprising a semiconductor chip disposed on a die pad and electrically connected to a plurality of leads arranged around the die pad. There are a plurality of tie bars connected to the die pad. The lower surface of each lead has an indentation formed corresponding to one of the bottom edges of the package. The semiconductor chip, the leads and the tie bars are encapsulated in a package body wherein the lower surface of each lead is exposed from the bottom surface of the package except the indentation thereof. During the encapsulating process, molding compound will flow into the indentation of each lead; hence, after curing, the indentation is embedded in the package body formed from the molding compound such that metal burs created at the lead cutting ends will not appear at the bottom of the package whereby the problems encountered in the surface mount process of the finished package can be avoided. In the leadless semiconductor package according to the present invention, the upper surface of each lead preferably has a cavity thereby enhancing the bonding between the leads and the package body.
The present invention further provides a lead frame for use in forming leadless semiconductor packages. The lead frame comprises a plurality of units each including a die pad and a plurality of leads arranged around the die pad. The die pad has an upper surface adapted for receiving a semiconductor chip. Each of the leads has opposing upper and lower surfaces wherein the upper surface thereof is coplanar with the upper surface of the die pad and the lower surface thereof has an indentation formed corresponding to a predetermined dicing line. Furthermore, in a preferred embodiment, each lead has a cavity defined in the upper surface thereof.
Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
FIG. 1 is a bottom view of a conventional leadless package;
FIG. 2 is a top plan view of a conventional lead frame for use in forming leadless semiconductor packages;
FIG. 3 is a cross sectional view of the conventional leadless package of FIG. 1;
FIG. 4 is a bottom view of a leadless semiconductor package according to a preferred embodiment of the present invention;
FIG. 5 is a cross sectional view of the leadless semiconductor package of FIG. 4 of the present invention;
FIG. 6 is a bottom view of a portion of a lead frame in accordance with the present invention;
FIG. 7 is a cross sectional view taken from the line7—7 of FIG. 6 of the present invention;
FIG. 8 is a top view of a portion of a lead frame in accordance with the present invention;
FIG. 9 is a side view of the conventional leadless package of FIG. 1; and
FIG. 10 is a side view of the leadless semiconductor package of FIG. 4 of the present invention.
FIGS. 4 and 5 disclose aleadless semiconductor package 300 in accordance with a preferred embodiment of the present invention. Thepackage 300 comprises achip 310 attached to adie pad 330 by a conductive adhesive such assilver paste 320. The active surface of thechip 310 is provided with a plurality of bonding pads electrically connected to leads340 throughbonding wires 332. The leads340 are arranged at the periphery of thedie pad 330. There are fourtie bars 350 connected to thedie pad 330. Each tie bar extends from a corner of thedie pad 330 to a corresponding corner of theleadless semiconductor package 300. Thelower surface 340bof each lead340 has anindentation 340aformed corresponding to one of thebottom edges 300aof thepackage 300. Thesemiconductor chip 310, theleads 340 and the tie bars350 are encapsulated in apackage body 360. preferably, the backside surface of thedie pad 330 is exposed from the bottom surface of thepackage 300 thereby enhancing the thermal performance of thepackage 300. Thelower surface 340bof each lead340 is exposed from the bottom surface of thepackage 300 except theindentation 340athereof Referring to FIG. 5, during the encapsulating process, molding compound will flow into theindentation 340aof each lead340; hence, after curing, theindentation 340ais embedded in thepackage body 360 formed from the molding compound. Therefore, after singulation, metal burs created at the cutting ends340cof theleads 340 will not appear at the bottom of thepackage 300 whereby the problems encountered in the surface mount process of the finished package can be avoided.
Theleadless semiconductor package 300 can be mounted onto a substrate, such as a printed circuit board (PC board), like other leadless devices. For example, a PC board is screen printed with a solder paste in a pattern which corresponds to the pattern of theleads 340 exposed from the bottom of thepackage 300. Thepackage 300 is then appropriately positioned on the PC board and the solder is reflowed by using the conventional surface mount technology. Alternatively, theleads 340 exposed from the bottom of thepackage 300 can be printed with solder paste and then mounted onto the PC board. In thepackage 300 of the present invention, the metal burs created after cutting are kept off the bottom of the package to allow a good coplanarity thereby enhancing the yield of the SMT mounting process.
Referring to the FIG. 5, in this preferred embodiment, each lead340 has acavity 340ddefined in the upper surface thereof. During the encapsulating process, the molding compound will flow into thecavity 340d;hence, after curing, the molding compound will fill thecavity 340dthereby providing mechanical interlock mechanism to strengthen the bonding between theleads 340 and thepackage body 360.
FIG. 6 is a bottom view of a unit of a lead frame in accordance with the present invention. In mass production, it is desirable to integrally form a plurality of units in a lead frame having alignment holes so that the packaging process (including molding process) can be automated. The units of the lead frame are separated from each other by a plurality of cutting streets. In the lead frame of the present invention, each unit includes adie pad 330 and a plurality ofleads 340 arranged at the periphery of thedie pad 330. Thedie pad 330 has anupper surface 330a(see FIG. 8) adapted for receiving a semiconductor chip. Thelower surface 330bof thedia pad 330 is coplanar with thelower surface 340bof each lead. Referring to FIGS. 6 and 7, each lead340 is half-etched at itslower surface 340bto form anindentation 340aat a location corresponding to apredetermined dicing line 370 and closely adjacent to one of the cutting streets380. Typically, molded product formed by MAP (mold array package) molding process is cut into separate units along thepredetermined dicing lines 370 to obtain the finished leadless semiconductor packages.
FIG. 8 is a top of an unit of the lead frame of FIG. 6 in accordance with the present invention. Preferably, the upper surface of each of theleads 340 has acavity 340d.The cavity is formed at a position away from the dicingline 370 but closer to thedie pad 330. Theupper surface 340fof the each lead340 is coplanar with theupper surface 330aof thedie pad 330.
According to a preferred embodiment of the present invention, the lead frame is formed from a thin metal strip. Preferably, the thin metal strip is made of copper or alloys containing copper. Alternatively, the thin metal strip may be made of iron, nickel or alloys thereof, and then plated with copper. Conventional process for use in making a lead frame comprises the following steps of: (a) forming a photoresist layer on the upper and lower surfaces of the thin metal strip by conventional techniques such as dry film lamination. Typically, the photoresist layer is mainly composed of a resin mixture, and a photoactive material which makes the photoresist layer photodefinable; (b) photodefining the photoresist layer through a photomask (not shown) and developing in a manner that areas on both surfaces of the thin metal strip at which they are undesired to be etched are protected by remaining photoresist, e.g., the die pad, the leads and the tie bars; (c) etching areas on both surfaces of the metal strip exposed from the remaining photoresist layer; (d) stripping the remaining photoresist by using conventional techniques; and (e) forming a metal flash on the etched metal strip by using conventional plating techniques. Preferably, the metal flash includes a layer of nickel covering the lead frame, a layer of palladium covering the nickel layer, and a layer of gold covering the palladium layer. The metal flash can help to prevent the die pad and the leads from corrosion or contamination. Furthermore, if the leads of a leadless package have metal flash formed thereon, the tin/lead-plating step can be skipped wherein the tin/lead-plating step is performed before soldering the package to PCB thereby enhancing solderability.
The indentations and the cavities of the present invention can be formed using the conventional process described above without introducing any additional step. That is accomplished by, during step (b), simultaneously transferring a predetermined pattern having the design of the indentations and the cavities integrated therein and developing such that areas on both surfaces of the metal strip at which they are predetermined to form the indentations and the cavities are not covered by the photoresist. This make the leadframe in accordance with the present invention very cost-effective because it's fully compatible with the current leadframe fabricating process.
In the finished lead frame, areas on both surfaces of each lead at which they are predetermined to form the indentation and the cavity are half-etched to form the indentation and the cavity. It is noted that the “half-etching” herein does not mean only exactly removing an half of the thickness of the metal strip through etching but also includes a partial etching for removing merely a part of the thickness of the metal strip.
FIG. 9 is a side view of a conventional leadless package. FIG. 10 is a side view of the leadless semiconductor package in accordance with the present invention. As shown in FIGS. 9, since the lower surface of the lead110ais totally exposed from the bottom of thepackage 100, metal burs created after cutting appear at the bottom thereby introducing unsatisfactory coplanarity of the finished packages. However, the leads of theleadless semiconductor package 300 of the present invention each has a half-etched indentation such that metal burs created after cutting will not appear at the bottom of the package thereby ensuring coplanarity thereof.
Although the invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.
Claims (14)
1. A leadless semiconductor package having side surfaces and a bottom surface with a plurality of edges comprising:
a die pad and a plurality of leads arranged about the periphery of the die pad, each of the leads having a cutting end exposed from one of the side surfaces of the package, and opposing upper and lower surfaces, the lower surface of each lead having an indentation formed at a location corresponding to one of the edges of the bottom surface of the package such that the cutting ends of the leads do not show at the bottom surface of the package;
a plurality of tie bars connecting to the die pad;
a semiconductor chip disposed on the die pad and electrically coupled to the leads; and
a package body formed over the semiconductor chip, the leads and the tie bars,
wherein the lower surface of each lead is exposed from the bottom surface of the package except the indentation thereof.
2. The leadless semiconductor package as claimed inclaim 1 , wherein the backside surface of the die pad is exposed from the bottom surface of the package.
3. The leadless semiconductor package as claimed inclaim 1 , wherein the upper surface of each lead has a cavity.
4. A leadless semiconductor package having side surfaces and a bottom surface with a plurality of edges comprising:
a die pad and a plurality of leads arranged about the periphery of the die pad, each of the leads having a cutting end exposed from one of the side surfaces of the package, and opposing upper and lower surfaces, each of the leads being half-etched at its lower surface to form an indentation at a location corresponding to one of the edges of the bottom surface of the package such that the cutting ends of the leads do not show at the bottom surface of the package;
a plurality of tie bars connecting to the die pad;
a semiconductor chip disposed on the die pad and electrically coupled to the leads; and
a package body formed over the semiconductor chip, the leads and the tie bars,
wherein the lower surface of each lead is exposed from the bottom surface of the package except the indentation thereof.
5. The leadless semiconductor package as claimed inclaim 4 , wherein the backside surface of the die pad is exposed from the bottom surface of the package.
6. The leadless semiconductor package as claimed inclaim 4 , wherein each of the leads is half-etched as its upper surface to form a cavity.
7. The leadless semiconductor package as claimed inclaim 6 , wherein each of the leads is half-etched to form the indentation and the cavity at the same time.
8. A lead frame for use in forming leadless semiconductor packages, the lead frame comprising:
a plurality of units; and a plurality of cutting streets between the units,
each unit including a die pad and a plurality of leads arranged about the periphery of the die pad,
the die pad having an upper surface adapted for receiving a semiconductor chip,
each of the leads having opposing upper and lower surface wherein the upper surface thereof is coplanar with the upper surface of the die pad,
the lower surface of each lead having an indentation formed closely adjacent to one of the cutting streets.
9. The lead frame as claimed inclaim 8 , wherein the upper surface of each of the leads has a cavity.
10. The lead frame as claimed inclaim 9 , wherein the cavity is formed at a position away from the dicing line but closer to the die pad.
11. A lead frame for use in forming leadless semiconductor packages, the lead frame comprising:
a plurality of units, and
a plurality of cutting streets between the units,
each unit including a die pad and a plurality of leads arranged about the periphery of the die pad,
the die pad having an upper surface adapted for receiving a semiconductor chip,
each of the leads having opposing upper and lower surfaces wherein the upper surface thereof is coplanar with the upper surface of the die pad,
each lead being half-etched at its lower surface to form an indentation at a location closely adjacent to one of the cutting streets.
12. The lead frame as claimed inclaim 11 , wherein each of the leads is half-etched at its upper surface to form a cavity.
13. The lead frame as claimed inclaim 12 , wherein the cavity is formed at a position away from the dicing line but closer to the die pad.
14. The lead frame as claimed inclaim 12 , wherein each of the leads is half-etched to form the indentation and the cavity at the same time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/640,549US6400004B1 (en) | 2000-08-17 | 2000-08-17 | Leadless semiconductor package |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/640,549US6400004B1 (en) | 2000-08-17 | 2000-08-17 | Leadless semiconductor package |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US6400004B1true US6400004B1 (en) | 2002-06-04 |
Family
ID=24568701
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/640,549Expired - LifetimeUS6400004B1 (en) | 2000-08-17 | 2000-08-17 | Leadless semiconductor package |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US6400004B1 (en) |
Cited By (186)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020149090A1 (en)* | 2001-03-30 | 2002-10-17 | Chikao Ikenaga | Lead frame and semiconductor package |
| US20030006492A1 (en)* | 2001-07-09 | 2003-01-09 | Kazuto Ogasawara | Semiconductor device and method of manufacturing the same |
| US20030015775A1 (en)* | 2001-07-23 | 2003-01-23 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
| US20030071365A1 (en)* | 2001-09-11 | 2003-04-17 | Rohm Co., Ltd. | Electronic device fabrication method comprising twofold cutting of conductor member |
| US20030116833A1 (en)* | 2001-12-21 | 2003-06-26 | Lee Sang-Kyun | Lead-frame strip and method of manufacturing semiconductor packages using the same |
| US6603194B2 (en)* | 2001-02-15 | 2003-08-05 | Matsushita Electric Industrial Co., Ltd. | Lead frame and method for fabricating resin-encapsulated semiconductor device using the same |
| US6608366B1 (en)* | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
| US20030197267A1 (en)* | 2002-04-19 | 2003-10-23 | Lee Teck Kheng | Ultrathin leadframe BGA circuit package |
| US6645792B2 (en)* | 2001-06-27 | 2003-11-11 | Matsushita Electric Industrial Co., Ltd. | Lead frame and method for fabricating resin-encapsulated semiconductor device |
| US6661102B1 (en)* | 2002-01-18 | 2003-12-09 | Advance Micro Devices, Inc. | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
| US6674156B1 (en)* | 2001-02-09 | 2004-01-06 | National Semiconductor Corporation | Multiple row fine pitch leadless leadframe package with use of half-etch process |
| WO2004014626A1 (en)* | 2002-08-05 | 2004-02-19 | Koninklijke Philips Electronics N.V. | Method and apparatus for manufacturing a packaged semiconductor device, packaged semiconductor device obtained with such a method and metal carrier suitable for use in such a method |
| US6710246B1 (en) | 2002-08-02 | 2004-03-23 | National Semiconductor Corporation | Apparatus and method of manufacturing a stackable package for a semiconductor device |
| US6723585B1 (en)* | 2002-10-31 | 2004-04-20 | National Semiconductor Corporation | Leadless package |
| US20040080030A1 (en)* | 2001-08-06 | 2004-04-29 | Fee Setho Sing | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US20040080917A1 (en)* | 2002-10-23 | 2004-04-29 | Steddom Clark Morrison | Integrated microwave package and the process for making the same |
| US6744118B2 (en) | 2000-05-09 | 2004-06-01 | Dainippon Printing Co., Ltd. | Frame for semiconductor package |
| US6750545B1 (en) | 2003-02-28 | 2004-06-15 | Amkor Technology, Inc. | Semiconductor package capable of die stacking |
| US6777789B1 (en) | 2001-03-20 | 2004-08-17 | Amkor Technology, Inc. | Mounting for a package containing a chip |
| US20040165356A1 (en)* | 2003-02-24 | 2004-08-26 | Mun Lee Sai | Leadless leadframe electronic package and sensor module incorporating same |
| US6794740B1 (en) | 2003-03-13 | 2004-09-21 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
| US6798047B1 (en) | 2002-12-26 | 2004-09-28 | Amkor Technology, Inc. | Pre-molded leadframe |
| US20040201080A1 (en)* | 2003-04-08 | 2004-10-14 | Suresh Basoor | Leadless leadframe electronic package and IR transceiver incorporating same |
| US20040238923A1 (en)* | 2003-03-11 | 2004-12-02 | Siliconware Precision Industries Co., Ltd. | Surface-mount-enhanced lead frame and method for fabricating semiconductor package with the same |
| US20050001294A1 (en)* | 2003-01-22 | 2005-01-06 | National Semiconductor Corporation | Leadless leadframe package substitute and stack package |
| US6846704B2 (en) | 2001-03-27 | 2005-01-25 | Amkor Technology, Inc. | Semiconductor package and method for manufacturing the same |
| US6872599B1 (en)* | 2002-12-10 | 2005-03-29 | National Semiconductor Corporation | Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP) |
| US6873041B1 (en) | 2001-11-07 | 2005-03-29 | Amkor Technology, Inc. | Power semiconductor package with strap |
| US6873032B1 (en) | 2001-04-04 | 2005-03-29 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| WO2004093135A3 (en)* | 2003-04-07 | 2005-03-31 | Protek Devices Lp | Low profile small outline leadless semiconductor device package |
| US6876068B1 (en) | 2002-09-09 | 2005-04-05 | Amkor Technology, Inc | Semiconductor package with increased number of input and output pins |
| US6879034B1 (en) | 2003-05-01 | 2005-04-12 | Amkor Technology, Inc. | Semiconductor package including low temperature co-fired ceramic substrate |
| US6885086B1 (en)* | 2002-03-05 | 2005-04-26 | Amkor Technology, Inc. | Reduced copper lead frame for saw-singulated chip package |
| US6888228B1 (en)* | 1998-04-02 | 2005-05-03 | National Semiconductor Corporation | Lead frame chip scale package |
| US20050093118A1 (en)* | 2002-04-01 | 2005-05-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US6893900B1 (en) | 1998-06-24 | 2005-05-17 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US6897549B2 (en)* | 2000-05-09 | 2005-05-24 | Dainippon Printing Co., Ltd. | Frame for semiconductor package |
| US6897550B1 (en) | 2003-06-11 | 2005-05-24 | Amkor Technology, Inc. | Fully-molded leadframe stand-off feature |
| US6919620B1 (en) | 2002-09-17 | 2005-07-19 | Amkor Technology, Inc. | Compact flash memory card with clamshell leadframe |
| US6921967B2 (en) | 2003-09-24 | 2005-07-26 | Amkor Technology, Inc. | Reinforced die pad support structure |
| US20050189627A1 (en)* | 2004-02-27 | 2005-09-01 | Fujio Ito | Method of surface mounting a semiconductor device |
| US6953988B2 (en) | 2000-03-25 | 2005-10-11 | Amkor Technology, Inc. | Semiconductor package |
| US6965159B1 (en) | 2001-09-19 | 2005-11-15 | Amkor Technology, Inc. | Reinforced lead-frame assembly for interconnecting circuits within a circuit module |
| US6965157B1 (en) | 1999-11-09 | 2005-11-15 | Amkor Technology, Inc. | Semiconductor package with exposed die pad and body-locking leadframe |
| US6967395B1 (en)* | 2001-03-20 | 2005-11-22 | Amkor Technology, Inc. | Mounting for a package containing a chip |
| US20060017141A1 (en)* | 2004-07-20 | 2006-01-26 | Leeshawn Luo | Power semiconductor package |
| US7002239B1 (en)* | 2003-02-14 | 2006-02-21 | National Semiconductor Corporation | Leadless leadframe packaging panel featuring peripheral dummy leads |
| US7001799B1 (en) | 2003-03-13 | 2006-02-21 | Amkor Technology, Inc. | Method of making a leadframe for semiconductor devices |
| US7005326B1 (en) | 1998-06-24 | 2006-02-28 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US7008825B1 (en) | 2003-05-27 | 2006-03-07 | Amkor Technology, Inc. | Leadframe strip having enhanced testability |
| US7030474B1 (en) | 1998-06-24 | 2006-04-18 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
| US7045883B1 (en) | 2001-04-04 | 2006-05-16 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| US7045882B2 (en) | 2000-12-29 | 2006-05-16 | Amkor Technology, Inc. | Semiconductor package including flip chip |
| US7045396B2 (en) | 1999-12-16 | 2006-05-16 | Amkor Technology, Inc. | Stackable semiconductor package and method for manufacturing same |
| US20060102989A1 (en)* | 2004-11-15 | 2006-05-18 | Stats Chippac Ltd. | Integrated circuit package system with leadframe substrate |
| US7049177B1 (en)* | 2004-01-28 | 2006-05-23 | Asat Ltd. | Leadless plastic chip carrier with standoff contacts and die attach pad |
| US7057280B2 (en) | 1998-11-20 | 2006-06-06 | Amkor Technology, Inc. | Leadframe having lead locks to secure leads to encapsulant |
| US7057268B1 (en) | 2004-01-27 | 2006-06-06 | Amkor Technology, Inc. | Cavity case with clip/plug for use on multi-media card |
| US7064009B1 (en) | 2001-04-04 | 2006-06-20 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| US7067908B2 (en) | 1999-10-15 | 2006-06-27 | Amkor Technology, Inc. | Semiconductor package having improved adhesiveness and ground bonding |
| US20060138615A1 (en)* | 2004-12-24 | 2006-06-29 | Yamaha Corporation | Semiconductor package and lead frame therefor |
| US20060141672A1 (en)* | 2002-10-17 | 2006-06-29 | Rohm Co., Ltd. | Method for cutting lead terminal of package type electronic component |
| US7071541B1 (en) | 1998-06-24 | 2006-07-04 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
| US7091594B1 (en) | 2004-01-28 | 2006-08-15 | Amkor Technology, Inc. | Leadframe type semiconductor package having reduced inductance and its manufacturing method |
| US7095103B1 (en) | 2003-05-01 | 2006-08-22 | Amkor Technology, Inc. | Leadframe based memory card |
| US7102216B1 (en)* | 2001-08-17 | 2006-09-05 | Amkor Technology, Inc. | Semiconductor package and leadframe with horizontal leads spaced in the vertical direction and method of making |
| US7102208B1 (en) | 1999-10-15 | 2006-09-05 | Amkor Technology, Inc. | Leadframe and semiconductor package with improved solder joint strength |
| US7112474B1 (en) | 1998-06-24 | 2006-09-26 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US7115445B2 (en) | 1999-10-15 | 2006-10-03 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
| US20060223238A1 (en)* | 2004-03-30 | 2006-10-05 | Koh Kwang W | Leadless semiconductor package and manufacturing method thereof |
| US7138707B1 (en) | 2003-10-21 | 2006-11-21 | Amkor Technology, Inc. | Semiconductor package including leads and conductive posts for providing increased functionality |
| US7144517B1 (en) | 2003-11-07 | 2006-12-05 | Amkor Technology, Inc. | Manufacturing method for leadframe and for semiconductor package using the leadframe |
| US7170150B2 (en) | 2001-03-27 | 2007-01-30 | Amkor Technology, Inc. | Lead frame for semiconductor package |
| US7190062B1 (en) | 2004-06-15 | 2007-03-13 | Amkor Technology, Inc. | Embedded leadframe semiconductor package |
| US7192807B1 (en) | 2002-11-08 | 2007-03-20 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US7202554B1 (en) | 2004-08-19 | 2007-04-10 | Amkor Technology, Inc. | Semiconductor package and its manufacturing method |
| US7211879B1 (en) | 2003-11-12 | 2007-05-01 | Amkor Technology, Inc. | Semiconductor package with chamfered corners and method of manufacturing the same |
| US7217991B1 (en) | 2004-10-22 | 2007-05-15 | Amkor Technology, Inc. | Fan-in leadframe semiconductor package |
| US20070108567A1 (en)* | 2005-05-05 | 2007-05-17 | Stats Chippac Ltd. | Integrated circuit leadless package system |
| US20070114645A1 (en)* | 2005-11-17 | 2007-05-24 | Stats Chippac Ltd. | Integrated circuit package system configured for singulation |
| US20070126092A1 (en)* | 2005-12-02 | 2007-06-07 | Advanced Interconnect Technologies Limited, A Corporation Of The Republic Of Mauritius | Leadless semiconductor package and method of manufacture |
| US20070126089A1 (en)* | 2003-04-02 | 2007-06-07 | Yamaha Corporation | Method of manufacturing a semiconductor package using lead frame having through holes or hollows therein |
| US7245007B1 (en) | 2003-09-18 | 2007-07-17 | Amkor Technology, Inc. | Exposed lead interposer leadframe package |
| US7253503B1 (en) | 1999-11-05 | 2007-08-07 | Amkor Technology, Inc. | Integrated circuit device packages and substrates for making the packages |
| CN100355066C (en)* | 2003-09-01 | 2007-12-12 | 恩益禧电子股份有限公司 | Leadless type semiconductor package, and production process for manufacturing such leadless type semiconductor package |
| US7332375B1 (en) | 1998-06-24 | 2008-02-19 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US7361533B1 (en) | 2002-11-08 | 2008-04-22 | Amkor Technology, Inc. | Stacked embedded leadframe |
| US20080093715A1 (en)* | 2006-10-18 | 2008-04-24 | Texas Instruments Deutschland Gmbh | Leadframe and mold compound interlock in packaged semiconductor device |
| US20080164588A1 (en)* | 2007-01-05 | 2008-07-10 | Fairchild Korea Semiconductor, Ltd. | High power semiconductor package |
| US20080203548A1 (en)* | 2004-07-20 | 2008-08-28 | Ming Sun | High current semiconductor power device soic package |
| US20080251901A1 (en)* | 2006-01-24 | 2008-10-16 | Zigmund Ramirez Camacho | Stacked integrated circuit package system |
| US20080258279A1 (en)* | 2007-04-20 | 2008-10-23 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US7485952B1 (en) | 2001-09-19 | 2009-02-03 | Amkor Technology, Inc. | Drop resistant bumpers for fully molded memory cards |
| US7507603B1 (en) | 2005-12-02 | 2009-03-24 | Amkor Technology, Inc. | Etch singulated semiconductor package |
| US20090121303A1 (en)* | 2007-11-08 | 2009-05-14 | Visera Technologies Company Limited | Semiconductor package |
| US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
| US20090212403A1 (en)* | 2008-02-26 | 2009-08-27 | Yong Liu | Thermally enhanced molded leadless package |
| USD600219S1 (en)* | 2006-04-26 | 2009-09-15 | Panasonic Corporation | Lead frame |
| US7598598B1 (en) | 2003-02-05 | 2009-10-06 | Amkor Technology, Inc. | Offset etched corner leads for semiconductor package |
| US20090315159A1 (en)* | 2008-06-20 | 2009-12-24 | Donald Charles Abbott | Leadframes having both enhanced-adhesion and smooth surfaces and methods to form the same |
| US7687893B2 (en) | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
| US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
| US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
| US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
| CN101308832B (en)* | 2007-05-17 | 2010-06-16 | 南茂科技股份有限公司 | Lead frame for leadless package, package structure thereof and manufacturing method thereof |
| US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
| US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
| US20100230802A1 (en)* | 2009-03-12 | 2010-09-16 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US20100244210A1 (en)* | 2009-03-31 | 2010-09-30 | Sanyo Electric Co., Ltd | Lead frame and method for manufacturing circuit device using the same |
| US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
| US7829990B1 (en) | 2007-01-18 | 2010-11-09 | Amkor Technology, Inc. | Stackable semiconductor package including laminate interposer |
| US20100289128A1 (en)* | 2009-05-15 | 2010-11-18 | Zigmund Ramirez Camacho | Integrated circuit packaging system with leads and transposer and method of manufacture thereof |
| US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
| US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
| US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
| US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
| US20110108965A1 (en)* | 2009-11-12 | 2011-05-12 | Hess Kevin J | Semiconductor device package |
| US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
| US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
| US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
| US7977774B2 (en) | 2007-07-10 | 2011-07-12 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
| US7982297B1 (en) | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
| US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
| US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
| US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
| US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
| US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
| US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
| US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
| US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
| US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
| US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
| US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
| US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
| US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
| US20120326289A1 (en)* | 2011-02-15 | 2012-12-27 | Masanori Minamio | Semiconductor device and method of manufacturing the same |
| US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
| US8410585B2 (en) | 2000-04-27 | 2013-04-02 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
| US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
| US20130134567A1 (en)* | 2011-11-29 | 2013-05-30 | Silergy Semiconductor Technology (Hangzhou) Ltd | Lead frame and semiconductor package structure thereof |
| US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
| US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
| US8502363B2 (en) | 2011-07-06 | 2013-08-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with solder joint enhancement element and related methods |
| US8531017B2 (en) | 2010-09-14 | 2013-09-10 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages having increased input/output capacity and related methods |
| US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
| US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
| US8592962B2 (en) | 2010-10-29 | 2013-11-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with protective layer and related methods |
| US20140001618A1 (en)* | 2012-06-29 | 2014-01-02 | Intersil Americas LLC | Solder flow impeding feature on a lead frame |
| US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
| US8674485B1 (en) | 2010-12-08 | 2014-03-18 | Amkor Technology, Inc. | Semiconductor device including leadframe with downsets |
| US8674487B2 (en) | 2012-03-15 | 2014-03-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with lead extensions and related methods |
| US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
| US20140145318A1 (en)* | 2012-11-27 | 2014-05-29 | Infineon Technologies Ag | Semiconductor Packages and Methods of Formation Thereof |
| US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
| US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
| US8836101B2 (en) | 2010-09-24 | 2014-09-16 | Infineon Technologies Ag | Multi-chip semiconductor packages and assembly thereof |
| US8841758B2 (en) | 2012-06-29 | 2014-09-23 | Freescale Semiconductor, Inc. | Semiconductor device package and method of manufacture |
| US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
| US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
| US9059379B2 (en) | 2012-10-29 | 2015-06-16 | Advanced Semiconductor Engineering, Inc. | Light-emitting semiconductor packages and related methods |
| US20150187683A1 (en)* | 2013-12-31 | 2015-07-02 | Suzhou Asen Semiconductors Co., Ltd. | Qfn package and method for forming qfn package |
| US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
| US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
| US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
| US20150340350A1 (en)* | 2014-05-21 | 2015-11-26 | Rohm Co., Ltd. | Semiconductor device |
| US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
| US9653656B2 (en) | 2012-03-16 | 2017-05-16 | Advanced Semiconductor Engineering, Inc. | LED packages and related methods |
| US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
| US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
| US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
| US20170278776A1 (en)* | 2016-03-23 | 2017-09-28 | Texas Instruments Incorporated | Structure and method for stabilizing leads in wire-bonded semiconductor devices |
| US20170309546A1 (en)* | 2016-04-22 | 2017-10-26 | Texas Instruments Incorporated | Lead frame system |
| US20170338170A1 (en)* | 2016-05-19 | 2017-11-23 | Stmicroelectronics S.R.L. | Semiconductor package with wettable flank |
| US10242953B1 (en) | 2015-05-27 | 2019-03-26 | Utac Headquarters PTE. Ltd | Semiconductor package with plated metal shielding and a method thereof |
| US10242934B1 (en) | 2014-05-07 | 2019-03-26 | Utac Headquarters Pte Ltd. | Semiconductor package with full plating on contact side surfaces and methods thereof |
| US20190157236A1 (en)* | 2014-07-07 | 2019-05-23 | Rohm Co., Ltd. | Electronic device and mounting structure of the same |
| US10629485B2 (en) | 2011-09-06 | 2020-04-21 | Vishay Semiconductor Gmbh | Surface mountable electronic component |
| US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
| CN112510009A (en)* | 2020-10-19 | 2021-03-16 | 西安航思半导体有限公司 | DFN matrix carrier packaging structure and process flow |
| US20220208658A1 (en)* | 2020-12-29 | 2022-06-30 | Semiconductor Components Industries, Llc | Semiconductor package with wettable flank and related methods |
| US11393699B2 (en) | 2019-12-24 | 2022-07-19 | Vishay General Semiconductor, Llc | Packaging process for plating with selective molding |
| US11450534B2 (en) | 2019-12-24 | 2022-09-20 | Vishay General Semiconductor, Llc | Packaging process for side-wall plating with a conductive film |
| US20240162168A1 (en)* | 2019-08-21 | 2024-05-16 | Stmicroelectronics, Inc. | Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads |
| US12211704B2 (en) | 2019-03-08 | 2025-01-28 | Siliconix Incorporated | Semiconductor package having side wall plating |
| US12224232B2 (en) | 2019-03-08 | 2025-02-11 | Siliconix Incorporated | Semiconductor package having side wall plating |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5894108A (en) | 1997-02-11 | 1999-04-13 | National Semiconductor Corporation | Plastic package with exposed die |
| US6166430A (en)* | 1998-05-27 | 2000-12-26 | Matsushita Electronics Corporation | Lead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the device |
| US6208020B1 (en)* | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
- 2000
- 2000-08-17USUS09/640,549patent/US6400004B1/ennot_activeExpired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5894108A (en) | 1997-02-11 | 1999-04-13 | National Semiconductor Corporation | Plastic package with exposed die |
| US6166430A (en)* | 1998-05-27 | 2000-12-26 | Matsushita Electronics Corporation | Lead frame, method for manufacturing the frame, resin-molded semiconductor device and method for manufacturing the device |
| US6208020B1 (en)* | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
Cited By (349)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6888228B1 (en)* | 1998-04-02 | 2005-05-03 | National Semiconductor Corporation | Lead frame chip scale package |
| USRE39854E1 (en) | 1998-04-02 | 2007-09-25 | National Semiconductor Corporation | Lead frame chip scale package |
| US6893900B1 (en) | 1998-06-24 | 2005-05-17 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US9224676B1 (en) | 1998-06-24 | 2015-12-29 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US7112474B1 (en) | 1998-06-24 | 2006-09-26 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US7071541B1 (en) | 1998-06-24 | 2006-07-04 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
| US7332375B1 (en) | 1998-06-24 | 2008-02-19 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US8853836B1 (en) | 1998-06-24 | 2014-10-07 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US8963301B1 (en) | 1998-06-24 | 2015-02-24 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US7560804B1 (en) | 1998-06-24 | 2009-07-14 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
| US7030474B1 (en) | 1998-06-24 | 2006-04-18 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
| US7005326B1 (en) | 1998-06-24 | 2006-02-28 | Amkor Technology, Inc. | Method of making an integrated circuit package |
| US7564122B2 (en) | 1998-11-20 | 2009-07-21 | Amkor Technology, Inc. | Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant |
| US7057280B2 (en) | 1998-11-20 | 2006-06-06 | Amkor Technology, Inc. | Leadframe having lead locks to secure leads to encapsulant |
| US7535085B2 (en)* | 1999-10-15 | 2009-05-19 | Amkor Technology, Inc. | Semiconductor package having improved adhesiveness and ground bonding |
| US7321162B1 (en) | 1999-10-15 | 2008-01-22 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
| US7115445B2 (en) | 1999-10-15 | 2006-10-03 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
| US7102208B1 (en) | 1999-10-15 | 2006-09-05 | Amkor Technology, Inc. | Leadframe and semiconductor package with improved solder joint strength |
| US7067908B2 (en) | 1999-10-15 | 2006-06-27 | Amkor Technology, Inc. | Semiconductor package having improved adhesiveness and ground bonding |
| US20060186517A1 (en)* | 1999-10-15 | 2006-08-24 | Jang Sung S | Semiconductor package having improved adhesiveness and ground bonding |
| US7253503B1 (en) | 1999-11-05 | 2007-08-07 | Amkor Technology, Inc. | Integrated circuit device packages and substrates for making the packages |
| US6965157B1 (en) | 1999-11-09 | 2005-11-15 | Amkor Technology, Inc. | Semiconductor package with exposed die pad and body-locking leadframe |
| US7045396B2 (en) | 1999-12-16 | 2006-05-16 | Amkor Technology, Inc. | Stackable semiconductor package and method for manufacturing same |
| US6953988B2 (en) | 2000-03-25 | 2005-10-11 | Amkor Technology, Inc. | Semiconductor package |
| US8410585B2 (en) | 2000-04-27 | 2013-04-02 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
| US9362210B2 (en) | 2000-04-27 | 2016-06-07 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
| US6897549B2 (en)* | 2000-05-09 | 2005-05-24 | Dainippon Printing Co., Ltd. | Frame for semiconductor package |
| US6744118B2 (en) | 2000-05-09 | 2004-06-01 | Dainippon Printing Co., Ltd. | Frame for semiconductor package |
| US7045882B2 (en) | 2000-12-29 | 2006-05-16 | Amkor Technology, Inc. | Semiconductor package including flip chip |
| US6674156B1 (en)* | 2001-02-09 | 2004-01-06 | National Semiconductor Corporation | Multiple row fine pitch leadless leadframe package with use of half-etch process |
| US6603194B2 (en)* | 2001-02-15 | 2003-08-05 | Matsushita Electric Industrial Co., Ltd. | Lead frame and method for fabricating resin-encapsulated semiconductor device using the same |
| US6835600B2 (en) | 2001-02-15 | 2004-12-28 | Matsushita Electric Industrial Co., Ltd | Lead frame and method for fabricating resin-encapsulated semiconductor device using the same |
| US20030203541A1 (en)* | 2001-02-15 | 2003-10-30 | Matsushita Electric Industrial Co., Ltd. | Lead frame and method for fabricating resin-encapsulated semiconductor device using the same |
| US6967395B1 (en)* | 2001-03-20 | 2005-11-22 | Amkor Technology, Inc. | Mounting for a package containing a chip |
| US6777789B1 (en) | 2001-03-20 | 2004-08-17 | Amkor Technology, Inc. | Mounting for a package containing a chip |
| US7928542B2 (en) | 2001-03-27 | 2011-04-19 | Amkor Technology, Inc. | Lead frame for semiconductor package |
| US6846704B2 (en) | 2001-03-27 | 2005-01-25 | Amkor Technology, Inc. | Semiconductor package and method for manufacturing the same |
| US7170150B2 (en) | 2001-03-27 | 2007-01-30 | Amkor Technology, Inc. | Lead frame for semiconductor package |
| US8102037B2 (en) | 2001-03-27 | 2012-01-24 | Amkor Technology, Inc. | Leadframe for semiconductor package |
| US7521294B2 (en) | 2001-03-27 | 2009-04-21 | Amkor Technology, Inc. | Lead frame for semiconductor package |
| US20020149090A1 (en)* | 2001-03-30 | 2002-10-17 | Chikao Ikenaga | Lead frame and semiconductor package |
| US6882048B2 (en)* | 2001-03-30 | 2005-04-19 | Dainippon Printing Co., Ltd. | Lead frame and semiconductor package having a groove formed in the respective terminals for limiting a plating area |
| US7045883B1 (en) | 2001-04-04 | 2006-05-16 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| US6873032B1 (en) | 2001-04-04 | 2005-03-29 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| US7064009B1 (en) | 2001-04-04 | 2006-06-20 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package and method of making same |
| US6645792B2 (en)* | 2001-06-27 | 2003-11-11 | Matsushita Electric Industrial Co., Ltd. | Lead frame and method for fabricating resin-encapsulated semiconductor device |
| US20030006492A1 (en)* | 2001-07-09 | 2003-01-09 | Kazuto Ogasawara | Semiconductor device and method of manufacturing the same |
| US20030015775A1 (en)* | 2001-07-23 | 2003-01-23 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
| US6909168B2 (en)* | 2001-07-23 | 2005-06-21 | Matsushita Electric Industrial Co., Ltd. | Resin encapsulation semiconductor device utilizing grooved leads and die pad |
| US7338838B2 (en) | 2001-07-23 | 2008-03-04 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
| US20050167855A1 (en)* | 2001-07-23 | 2005-08-04 | Matsushita Electric Industrial Co. Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
| US20040114426A1 (en)* | 2001-08-06 | 2004-06-17 | Fee Setho Sing | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US20040080030A1 (en)* | 2001-08-06 | 2004-04-29 | Fee Setho Sing | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US7075816B2 (en) | 2001-08-06 | 2006-07-11 | Micron Technology, Inc. | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US7279780B2 (en) | 2001-08-06 | 2007-10-09 | Micron Technology, Inc. | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US20050285241A1 (en)* | 2001-08-06 | 2005-12-29 | Fee Setho S | Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same |
| US7109572B2 (en)* | 2001-08-06 | 2006-09-19 | Micron Technology, Inc. | Quad flat no lead (QFN) grid array package |
| US7102216B1 (en)* | 2001-08-17 | 2006-09-05 | Amkor Technology, Inc. | Semiconductor package and leadframe with horizontal leads spaced in the vertical direction and method of making |
| US20030071365A1 (en)* | 2001-09-11 | 2003-04-17 | Rohm Co., Ltd. | Electronic device fabrication method comprising twofold cutting of conductor member |
| US6709892B2 (en)* | 2001-09-11 | 2004-03-23 | Rohm Co., Ltd. | Electronic device fabrication method comprising twofold cutting of conductor member |
| US6998702B1 (en) | 2001-09-19 | 2006-02-14 | Amkor Technology, Inc. | Front edge chamfer feature for fully-molded memory cards |
| US7485952B1 (en) | 2001-09-19 | 2009-02-03 | Amkor Technology, Inc. | Drop resistant bumpers for fully molded memory cards |
| US7176062B1 (en) | 2001-09-19 | 2007-02-13 | Amkor Technology, Inc. | Lead-frame method and assembly for interconnecting circuits within a circuit module |
| US6965159B1 (en) | 2001-09-19 | 2005-11-15 | Amkor Technology, Inc. | Reinforced lead-frame assembly for interconnecting circuits within a circuit module |
| US6873041B1 (en) | 2001-11-07 | 2005-03-29 | Amkor Technology, Inc. | Power semiconductor package with strap |
| US6838753B2 (en)* | 2001-12-21 | 2005-01-04 | Samsung Techwin Co., Ltd. | Lead-frame strip and method of manufacturing semiconductor packages using the same |
| US20030116833A1 (en)* | 2001-12-21 | 2003-06-26 | Lee Sang-Kyun | Lead-frame strip and method of manufacturing semiconductor packages using the same |
| US6661102B1 (en)* | 2002-01-18 | 2003-12-09 | Advance Micro Devices, Inc. | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
| US6885086B1 (en)* | 2002-03-05 | 2005-04-26 | Amkor Technology, Inc. | Reduced copper lead frame for saw-singulated chip package |
| US7132733B2 (en)* | 2002-04-01 | 2006-11-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US7939933B2 (en) | 2002-04-01 | 2011-05-10 | Panasonic Corporation | Semiconductor device |
| US8178955B2 (en) | 2002-04-01 | 2012-05-15 | Panasonic Corporation | Semiconductor device |
| US7397113B2 (en) | 2002-04-01 | 2008-07-08 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US7589404B2 (en) | 2002-04-01 | 2009-09-15 | Panasonic Corporation | Semiconductor device |
| US20110177657A1 (en)* | 2002-04-01 | 2011-07-21 | Panasonic Corporation | Semiconductor device |
| US20060273433A1 (en)* | 2002-04-01 | 2006-12-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US20080251898A1 (en)* | 2002-04-01 | 2008-10-16 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US20090294950A1 (en)* | 2002-04-01 | 2009-12-03 | Panasonic Corporation | Semiconductor device |
| US20050093118A1 (en)* | 2002-04-01 | 2005-05-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
| US6608366B1 (en)* | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
| US7183630B1 (en)* | 2002-04-15 | 2007-02-27 | Amkor Technology, Inc. | Lead frame with plated end leads |
| US20030197267A1 (en)* | 2002-04-19 | 2003-10-23 | Lee Teck Kheng | Ultrathin leadframe BGA circuit package |
| US7183134B2 (en) | 2002-04-19 | 2007-02-27 | Micron Technology, Inc. | Ultrathin leadframe BGA circuit package |
| SG105544A1 (en)* | 2002-04-19 | 2004-08-27 | Micron Technology Inc | Ultrathin leadframe bga circuit package |
| US20070099344A1 (en)* | 2002-04-19 | 2007-05-03 | Micron Technology, Inc. | Ultrathin leadframe BGA circuit package |
| US20050026386A1 (en)* | 2002-04-19 | 2005-02-03 | Micron Technology, Inc. | Ultrathin leadframe BGA circuit package |
| US7294911B2 (en) | 2002-04-19 | 2007-11-13 | Micron Technology, Inc. | Ultrathin leadframe BGA circuit package |
| US6710246B1 (en) | 2002-08-02 | 2004-03-23 | National Semiconductor Corporation | Apparatus and method of manufacturing a stackable package for a semiconductor device |
| US20050255630A1 (en)* | 2002-08-05 | 2005-11-17 | Koninklijke Philips Electronics N.C. | Method and apparatus for manufacturing a packaged semiconductor device, packaged semiconductor device obtained with such a method and metal carrier suitable for use in such a method |
| WO2004014626A1 (en)* | 2002-08-05 | 2004-02-19 | Koninklijke Philips Electronics N.V. | Method and apparatus for manufacturing a packaged semiconductor device, packaged semiconductor device obtained with such a method and metal carrier suitable for use in such a method |
| CN100557781C (en)* | 2002-08-05 | 2009-11-04 | Nxp股份有限公司 | Method and apparatus for manufacturing packaged semiconductor device, and metal carrier suitable for the method |
| US7115443B2 (en) | 2002-08-05 | 2006-10-03 | Koninklijke Philips Electronics N.V. | Method and apparatus for manufacturing a packaged semiconductor device, packaged semiconductor device obtained with such a method and metal carrier suitable for use in such a method |
| US7211471B1 (en) | 2002-09-09 | 2007-05-01 | Amkor Technology, Inc. | Exposed lead QFP package fabricated through the use of a partial saw process |
| US6876068B1 (en) | 2002-09-09 | 2005-04-05 | Amkor Technology, Inc | Semiconductor package with increased number of input and output pins |
| US6995459B2 (en) | 2002-09-09 | 2006-02-07 | Amkor Technology, Inc. | Semiconductor package with increased number of input and output pins |
| US6919620B1 (en) | 2002-09-17 | 2005-07-19 | Amkor Technology, Inc. | Compact flash memory card with clamshell leadframe |
| US7364947B2 (en)* | 2002-10-17 | 2008-04-29 | Rohm Co., Ltd. | Method for cutting lead terminal of package type electronic component |
| US20060141672A1 (en)* | 2002-10-17 | 2006-06-29 | Rohm Co., Ltd. | Method for cutting lead terminal of package type electronic component |
| US20040080917A1 (en)* | 2002-10-23 | 2004-04-29 | Steddom Clark Morrison | Integrated microwave package and the process for making the same |
| US6723585B1 (en)* | 2002-10-31 | 2004-04-20 | National Semiconductor Corporation | Leadless package |
| US7932595B1 (en) | 2002-11-08 | 2011-04-26 | Amkor Technology, Inc. | Electronic component package comprising fan-out traces |
| US7420272B1 (en) | 2002-11-08 | 2008-09-02 | Amkor Technology, Inc. | Two-sided wafer escape package |
| US10665567B1 (en) | 2002-11-08 | 2020-05-26 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US8486764B1 (en) | 2002-11-08 | 2013-07-16 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US8501543B1 (en) | 2002-11-08 | 2013-08-06 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
| US8119455B1 (en) | 2002-11-08 | 2012-02-21 | Amkor Technology, Inc. | Wafer level package fabrication method |
| US8298866B1 (en) | 2002-11-08 | 2012-10-30 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US7361533B1 (en) | 2002-11-08 | 2008-04-22 | Amkor Technology, Inc. | Stacked embedded leadframe |
| US8691632B1 (en) | 2002-11-08 | 2014-04-08 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US8710649B1 (en) | 2002-11-08 | 2014-04-29 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US8188584B1 (en) | 2002-11-08 | 2012-05-29 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
| US7192807B1 (en) | 2002-11-08 | 2007-03-20 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US8952522B1 (en) | 2002-11-08 | 2015-02-10 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US9054117B1 (en) | 2002-11-08 | 2015-06-09 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US7247523B1 (en) | 2002-11-08 | 2007-07-24 | Amkor Technology, Inc. | Two-sided wafer escape package |
| US9871015B1 (en) | 2002-11-08 | 2018-01-16 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US9406645B1 (en) | 2002-11-08 | 2016-08-02 | Amkor Technology, Inc. | Wafer level package and fabrication method |
| US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
| US7714431B1 (en) | 2002-11-08 | 2010-05-11 | Amkor Technology, Inc. | Electronic component package comprising fan-out and fan-in traces |
| US7692286B1 (en) | 2002-11-08 | 2010-04-06 | Amkor Technology, Inc. | Two-sided fan-out wafer escape package |
| US6872599B1 (en)* | 2002-12-10 | 2005-03-29 | National Semiconductor Corporation | Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP) |
| US7023074B2 (en) | 2002-12-10 | 2006-04-04 | National Semiconductor Corporation | Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP) |
| US20050116321A1 (en)* | 2002-12-10 | 2005-06-02 | National Semiconductor Corporation, A Delaware Corp. | Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP) |
| US6798047B1 (en) | 2002-12-26 | 2004-09-28 | Amkor Technology, Inc. | Pre-molded leadframe |
| US20050001294A1 (en)* | 2003-01-22 | 2005-01-06 | National Semiconductor Corporation | Leadless leadframe package substitute and stack package |
| US7432583B2 (en) | 2003-01-22 | 2008-10-07 | National Semiconductor Corporation | Leadless leadframe package substitute and stack package |
| US7598598B1 (en) | 2003-02-05 | 2009-10-06 | Amkor Technology, Inc. | Offset etched corner leads for semiconductor package |
| US7002239B1 (en)* | 2003-02-14 | 2006-02-21 | National Semiconductor Corporation | Leadless leadframe packaging panel featuring peripheral dummy leads |
| US20040165356A1 (en)* | 2003-02-24 | 2004-08-26 | Mun Lee Sai | Leadless leadframe electronic package and sensor module incorporating same |
| US7095621B2 (en)* | 2003-02-24 | 2006-08-22 | Avago Technologies Sensor Ip (Singapore) Pte. Ltd. | Leadless leadframe electronic package and sensor module incorporating same |
| US6750545B1 (en) | 2003-02-28 | 2004-06-15 | Amkor Technology, Inc. | Semiconductor package capable of die stacking |
| US20040238923A1 (en)* | 2003-03-11 | 2004-12-02 | Siliconware Precision Industries Co., Ltd. | Surface-mount-enhanced lead frame and method for fabricating semiconductor package with the same |
| US7001799B1 (en) | 2003-03-13 | 2006-02-21 | Amkor Technology, Inc. | Method of making a leadframe for semiconductor devices |
| US6844615B1 (en) | 2003-03-13 | 2005-01-18 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
| US6794740B1 (en) | 2003-03-13 | 2004-09-21 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
| US20070292994A1 (en)* | 2003-04-02 | 2007-12-20 | Yamaha Corporation | Method of manufacturing a semiconductor package using a lead frame having through holes or hollows therein |
| US20070126089A1 (en)* | 2003-04-02 | 2007-06-07 | Yamaha Corporation | Method of manufacturing a semiconductor package using lead frame having through holes or hollows therein |
| US20060201709A1 (en)* | 2003-04-07 | 2006-09-14 | Mciver Chandler H | Low profile small outline leadless semiconductor device package |
| WO2004093135A3 (en)* | 2003-04-07 | 2005-03-31 | Protek Devices Lp | Low profile small outline leadless semiconductor device package |
| US20040201080A1 (en)* | 2003-04-08 | 2004-10-14 | Suresh Basoor | Leadless leadframe electronic package and IR transceiver incorporating same |
| US7095103B1 (en) | 2003-05-01 | 2006-08-22 | Amkor Technology, Inc. | Leadframe based memory card |
| US6879034B1 (en) | 2003-05-01 | 2005-04-12 | Amkor Technology, Inc. | Semiconductor package including low temperature co-fired ceramic substrate |
| US7008825B1 (en) | 2003-05-27 | 2006-03-07 | Amkor Technology, Inc. | Leadframe strip having enhanced testability |
| US6897550B1 (en) | 2003-06-11 | 2005-05-24 | Amkor Technology, Inc. | Fully-molded leadframe stand-off feature |
| CN100355066C (en)* | 2003-09-01 | 2007-12-12 | 恩益禧电子股份有限公司 | Leadless type semiconductor package, and production process for manufacturing such leadless type semiconductor package |
| US7245007B1 (en) | 2003-09-18 | 2007-07-17 | Amkor Technology, Inc. | Exposed lead interposer leadframe package |
| US6921967B2 (en) | 2003-09-24 | 2005-07-26 | Amkor Technology, Inc. | Reinforced die pad support structure |
| US7138707B1 (en) | 2003-10-21 | 2006-11-21 | Amkor Technology, Inc. | Semiconductor package including leads and conductive posts for providing increased functionality |
| US7144517B1 (en) | 2003-11-07 | 2006-12-05 | Amkor Technology, Inc. | Manufacturing method for leadframe and for semiconductor package using the leadframe |
| US7214326B1 (en) | 2003-11-07 | 2007-05-08 | Amkor Technology, Inc. | Increased capacity leadframe and semiconductor package using the same |
| US7211879B1 (en) | 2003-11-12 | 2007-05-01 | Amkor Technology, Inc. | Semiconductor package with chamfered corners and method of manufacturing the same |
| US7057268B1 (en) | 2004-01-27 | 2006-06-06 | Amkor Technology, Inc. | Cavity case with clip/plug for use on multi-media card |
| US7091594B1 (en) | 2004-01-28 | 2006-08-15 | Amkor Technology, Inc. | Leadframe type semiconductor package having reduced inductance and its manufacturing method |
| US7049177B1 (en)* | 2004-01-28 | 2006-05-23 | Asat Ltd. | Leadless plastic chip carrier with standoff contacts and die attach pad |
| US20050189627A1 (en)* | 2004-02-27 | 2005-09-01 | Fujio Ito | Method of surface mounting a semiconductor device |
| US7378299B2 (en)* | 2004-03-30 | 2008-05-27 | Advanced Semiconductor Engineering, Inc. | Leadless semiconductor package and manufacturing method thereof |
| US20060223238A1 (en)* | 2004-03-30 | 2006-10-05 | Koh Kwang W | Leadless semiconductor package and manufacturing method thereof |
| US7190062B1 (en) | 2004-06-15 | 2007-03-13 | Amkor Technology, Inc. | Embedded leadframe semiconductor package |
| US20060017141A1 (en)* | 2004-07-20 | 2006-01-26 | Leeshawn Luo | Power semiconductor package |
| US7208818B2 (en)* | 2004-07-20 | 2007-04-24 | Alpha And Omega Semiconductor Ltd. | Power semiconductor package |
| US20080203548A1 (en)* | 2004-07-20 | 2008-08-28 | Ming Sun | High current semiconductor power device soic package |
| US7759775B2 (en) | 2004-07-20 | 2010-07-20 | Alpha And Omega Semiconductor Incorporated | High current semiconductor power device SOIC package |
| US7202554B1 (en) | 2004-08-19 | 2007-04-10 | Amkor Technology, Inc. | Semiconductor package and its manufacturing method |
| US7217991B1 (en) | 2004-10-22 | 2007-05-15 | Amkor Technology, Inc. | Fan-in leadframe semiconductor package |
| US7473584B1 (en) | 2004-10-22 | 2009-01-06 | Amkor Technology, Inc. | Method for fabricating a fan-in leadframe semiconductor package |
| US8174120B2 (en) | 2004-11-15 | 2012-05-08 | Stats Chippac Ltd. | Integrated circuit package system with leadframe substrate |
| US20060102989A1 (en)* | 2004-11-15 | 2006-05-18 | Stats Chippac Ltd. | Integrated circuit package system with leadframe substrate |
| US20100019369A1 (en)* | 2004-11-15 | 2010-01-28 | Cheonhee Lee | Integrated circuit package system with leadframe substrate |
| US7645640B2 (en) | 2004-11-15 | 2010-01-12 | Stats Chippac Ltd. | Integrated circuit package system with leadframe substrate |
| US20060138615A1 (en)* | 2004-12-24 | 2006-06-29 | Yamaha Corporation | Semiconductor package and lead frame therefor |
| US7397112B2 (en)* | 2004-12-24 | 2008-07-08 | Yamaha Corporation | Semiconductor package and lead frame therefor |
| US7498665B2 (en)* | 2005-05-05 | 2009-03-03 | Stats Chippac Ltd. | Integrated circuit leadless package system |
| US20070108567A1 (en)* | 2005-05-05 | 2007-05-17 | Stats Chippac Ltd. | Integrated circuit leadless package system |
| US7936053B2 (en) | 2005-11-17 | 2011-05-03 | Stats Chippac Ltd. | Integrated circuit package system with lead structures including a dummy tie bar |
| US20070114645A1 (en)* | 2005-11-17 | 2007-05-24 | Stats Chippac Ltd. | Integrated circuit package system configured for singulation |
| US20070126092A1 (en)* | 2005-12-02 | 2007-06-07 | Advanced Interconnect Technologies Limited, A Corporation Of The Republic Of Mauritius | Leadless semiconductor package and method of manufacture |
| US7507603B1 (en) | 2005-12-02 | 2009-03-24 | Amkor Technology, Inc. | Etch singulated semiconductor package |
| US7732899B1 (en) | 2005-12-02 | 2010-06-08 | Amkor Technology, Inc. | Etch singulated semiconductor package |
| US7943431B2 (en)* | 2005-12-02 | 2011-05-17 | Unisem (Mauritius) Holdings Limited | Leadless semiconductor package and method of manufacture |
| US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
| US7977163B1 (en) | 2005-12-08 | 2011-07-12 | Amkor Technology, Inc. | Embedded electronic component package fabrication method |
| US20080251901A1 (en)* | 2006-01-24 | 2008-10-16 | Zigmund Ramirez Camacho | Stacked integrated circuit package system |
| USD600219S1 (en)* | 2006-04-26 | 2009-09-15 | Panasonic Corporation | Lead frame |
| US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
| US8441110B1 (en) | 2006-06-21 | 2013-05-14 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
| US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
| US20080093715A1 (en)* | 2006-10-18 | 2008-04-24 | Texas Instruments Deutschland Gmbh | Leadframe and mold compound interlock in packaged semiconductor device |
| US7741704B2 (en)* | 2006-10-18 | 2010-06-22 | Texas Instruments Incorporated | Leadframe and mold compound interlock in packaged semiconductor device |
| US7687893B2 (en) | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
| US8089141B1 (en) | 2006-12-27 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
| US8350369B2 (en)* | 2007-01-05 | 2013-01-08 | Fairchild Korea Semiconductor, Ltd. | High power semiconductor package |
| US20080164588A1 (en)* | 2007-01-05 | 2008-07-10 | Fairchild Korea Semiconductor, Ltd. | High power semiconductor package |
| US7829990B1 (en) | 2007-01-18 | 2010-11-09 | Amkor Technology, Inc. | Stackable semiconductor package including laminate interposer |
| US7982297B1 (en) | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
| US20110133322A1 (en)* | 2007-04-20 | 2011-06-09 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US20110136299A1 (en)* | 2007-04-20 | 2011-06-09 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US8105876B2 (en)* | 2007-04-20 | 2012-01-31 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US8106494B2 (en)* | 2007-04-20 | 2012-01-31 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US20080258279A1 (en)* | 2007-04-20 | 2008-10-23 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| US7902649B2 (en) | 2007-04-20 | 2011-03-08 | Chipmos Technologies Inc. | Leadframe for leadless package, structure and manufacturing method using the same |
| CN101308832B (en)* | 2007-05-17 | 2010-06-16 | 南茂科技股份有限公司 | Lead frame for leadless package, package structure thereof and manufacturing method thereof |
| US7977774B2 (en) | 2007-07-10 | 2011-07-12 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
| US8304866B1 (en) | 2007-07-10 | 2012-11-06 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
| US8283767B1 (en) | 2007-08-07 | 2012-10-09 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
| US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
| US7872343B1 (en) | 2007-08-07 | 2011-01-18 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
| US8319338B1 (en) | 2007-10-01 | 2012-11-27 | Amkor Technology, Inc. | Thin stacked interposer package |
| US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
| US8227921B1 (en) | 2007-10-03 | 2012-07-24 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making same |
| US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
| US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
| US20090121303A1 (en)* | 2007-11-08 | 2009-05-14 | Visera Technologies Company Limited | Semiconductor package |
| US7737538B2 (en)* | 2007-11-08 | 2010-06-15 | Visera Technologies Company Limited | Semiconductor package |
| US8729710B1 (en) | 2008-01-16 | 2014-05-20 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
| US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
| US7906855B1 (en) | 2008-01-21 | 2011-03-15 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
| US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
| US8120169B2 (en)* | 2008-02-26 | 2012-02-21 | Fairchild Semiconductor Corporation | Thermally enhanced molded leadless package |
| US20090212403A1 (en)* | 2008-02-26 | 2009-08-27 | Yong Liu | Thermally enhanced molded leadless package |
| US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
| US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
| US8084868B1 (en) | 2008-04-17 | 2011-12-27 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
| US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
| US20090315159A1 (en)* | 2008-06-20 | 2009-12-24 | Donald Charles Abbott | Leadframes having both enhanced-adhesion and smooth surfaces and methods to form the same |
| US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
| US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
| US8299602B1 (en) | 2008-09-30 | 2012-10-30 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
| US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
| US8432023B1 (en) | 2008-10-06 | 2013-04-30 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
| US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
| US8823152B1 (en) | 2008-10-27 | 2014-09-02 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
| US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
| US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
| US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
| US8188579B1 (en) | 2008-11-21 | 2012-05-29 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
| US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
| US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
| US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
| US11869829B2 (en) | 2009-01-05 | 2024-01-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device with through-mold via |
| US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
| US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
| US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
| US8558365B1 (en) | 2009-01-09 | 2013-10-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
| US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
| US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
| US8729682B1 (en) | 2009-03-04 | 2014-05-20 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
| US8431443B2 (en) | 2009-03-12 | 2013-04-30 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US8569877B2 (en)* | 2009-03-12 | 2013-10-29 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US20100230802A1 (en)* | 2009-03-12 | 2010-09-16 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US20100233854A1 (en)* | 2009-03-12 | 2010-09-16 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US8367476B2 (en) | 2009-03-12 | 2013-02-05 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
| US20100244210A1 (en)* | 2009-03-31 | 2010-09-30 | Sanyo Electric Co., Ltd | Lead frame and method for manufacturing circuit device using the same |
| US8609467B2 (en)* | 2009-03-31 | 2013-12-17 | Sanyo Semiconductor Co., Ltd. | Lead frame and method for manufacturing circuit device using the same |
| US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
| US20100289128A1 (en)* | 2009-05-15 | 2010-11-18 | Zigmund Ramirez Camacho | Integrated circuit packaging system with leads and transposer and method of manufacture thereof |
| US8786063B2 (en) | 2009-05-15 | 2014-07-22 | Stats Chippac Ltd. | Integrated circuit packaging system with leads and transposer and method of manufacture thereof |
| US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
| US20110108965A1 (en)* | 2009-11-12 | 2011-05-12 | Hess Kevin J | Semiconductor device package |
| US8501539B2 (en) | 2009-11-12 | 2013-08-06 | Freescale Semiconductor, Inc. | Semiconductor device package |
| US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
| US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
| US10546833B2 (en) | 2009-12-07 | 2020-01-28 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
| US9324614B1 (en) | 2010-04-06 | 2016-04-26 | Amkor Technology, Inc. | Through via nub reveal method and structure |
| US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
| US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
| US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
| US9159672B1 (en) | 2010-08-02 | 2015-10-13 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
| US8531017B2 (en) | 2010-09-14 | 2013-09-10 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages having increased input/output capacity and related methods |
| TWI420630B (en)* | 2010-09-14 | 2013-12-21 | Advanced Semiconductor Eng | Semiconductor package structure and semiconductor package process |
| US8836101B2 (en) | 2010-09-24 | 2014-09-16 | Infineon Technologies Ag | Multi-chip semiconductor packages and assembly thereof |
| US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
| US8900995B1 (en) | 2010-10-05 | 2014-12-02 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
| US8592962B2 (en) | 2010-10-29 | 2013-11-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with protective layer and related methods |
| US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
| US8674485B1 (en) | 2010-12-08 | 2014-03-18 | Amkor Technology, Inc. | Semiconductor device including leadframe with downsets |
| US9082833B1 (en) | 2011-01-06 | 2015-07-14 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
| US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
| US9275939B1 (en) | 2011-01-27 | 2016-03-01 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
| US9978695B1 (en) | 2011-01-27 | 2018-05-22 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
| US9508631B1 (en) | 2011-01-27 | 2016-11-29 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
| US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
| US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
| US20120326289A1 (en)* | 2011-02-15 | 2012-12-27 | Masanori Minamio | Semiconductor device and method of manufacturing the same |
| US8772923B2 (en)* | 2011-02-15 | 2014-07-08 | Panasonic Corporation | Semiconductor device having leads with cutout and method of manufacturing the same |
| US8994156B2 (en) | 2011-07-06 | 2015-03-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with solder joint enhancement elements |
| US8502363B2 (en) | 2011-07-06 | 2013-08-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with solder joint enhancement element and related methods |
| US10629485B2 (en) | 2011-09-06 | 2020-04-21 | Vishay Semiconductor Gmbh | Surface mountable electronic component |
| US8981572B1 (en) | 2011-11-29 | 2015-03-17 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
| US9947623B1 (en) | 2011-11-29 | 2018-04-17 | Amkor Technology, Inc. | Semiconductor device comprising a conductive pad on a protruding-through electrode |
| US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
| US20130134567A1 (en)* | 2011-11-29 | 2013-05-30 | Silergy Semiconductor Technology (Hangzhou) Ltd | Lead frame and semiconductor package structure thereof |
| US10410967B1 (en) | 2011-11-29 | 2019-09-10 | Amkor Technology, Inc. | Electronic device comprising a conductive pad on a protruding-through electrode |
| US11043458B2 (en) | 2011-11-29 | 2021-06-22 | Amkor Technology Singapore Holding Pte. Ltd. | Method of manufacturing an electronic device comprising a conductive pad on a protruding-through electrode |
| US9431323B1 (en) | 2011-11-29 | 2016-08-30 | Amkor Technology, Inc. | Conductive pad on protruding through electrode |
| US8866273B2 (en)* | 2011-11-29 | 2014-10-21 | Silergy Semiconductor Technology (Hangzhou) Ltd | Lead frame and semiconductor package structure thereof |
| US10090228B1 (en) | 2012-03-06 | 2018-10-02 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
| US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
| US8674487B2 (en) | 2012-03-15 | 2014-03-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with lead extensions and related methods |
| US9653656B2 (en) | 2012-03-16 | 2017-05-16 | Advanced Semiconductor Engineering, Inc. | LED packages and related methods |
| US10177283B2 (en) | 2012-03-16 | 2019-01-08 | Advanced Semiconductor Engineering, Inc. | LED packages and related methods |
| US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
| US10014240B1 (en) | 2012-03-29 | 2018-07-03 | Amkor Technology, Inc. | Embedded component package and fabrication method |
| US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
| US20150014835A1 (en)* | 2012-06-29 | 2015-01-15 | Intersil Americas LLC | Solder flow impeding feature on a lead frame |
| US8877564B2 (en)* | 2012-06-29 | 2014-11-04 | Intersil Americas LLC | Solder flow impeding feature on a lead frame |
| US9455216B2 (en) | 2012-06-29 | 2016-09-27 | Freescale Semiconductor, Inc. | Semiconductor device package and method of manufacture |
| US9018746B2 (en)* | 2012-06-29 | 2015-04-28 | Intersil Americas LLC | Solder flow impeding feature on a lead frame |
| US20140001618A1 (en)* | 2012-06-29 | 2014-01-02 | Intersil Americas LLC | Solder flow impeding feature on a lead frame |
| CN103515248A (en)* | 2012-06-29 | 2014-01-15 | 英特赛尔美国有限公司 | Solder flow impeding feature on a lead frame |
| US9093436B2 (en) | 2012-06-29 | 2015-07-28 | Freescale Semiconductor, Inc. | Semiconductor device package and method of manufacture |
| US8841758B2 (en) | 2012-06-29 | 2014-09-23 | Freescale Semiconductor, Inc. | Semiconductor device package and method of manufacture |
| US9059379B2 (en) | 2012-10-29 | 2015-06-16 | Advanced Semiconductor Engineering, Inc. | Light-emitting semiconductor packages and related methods |
| US9082759B2 (en)* | 2012-11-27 | 2015-07-14 | Infineon Technologies Ag | Semiconductor packages and methods of formation thereof |
| US20140145318A1 (en)* | 2012-11-27 | 2014-05-29 | Infineon Technologies Ag | Semiconductor Packages and Methods of Formation Thereof |
| US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
| US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
| US9543235B2 (en) | 2013-10-24 | 2017-01-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
| US9972561B2 (en)* | 2013-12-31 | 2018-05-15 | Suzhou Asen Semiconductors Co., Ltd. | QFN package with grooved leads |
| US20150187683A1 (en)* | 2013-12-31 | 2015-07-02 | Suzhou Asen Semiconductors Co., Ltd. | Qfn package and method for forming qfn package |
| US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
| US10242934B1 (en) | 2014-05-07 | 2019-03-26 | Utac Headquarters Pte Ltd. | Semiconductor package with full plating on contact side surfaces and methods thereof |
| US9716054B2 (en) | 2014-05-21 | 2017-07-25 | Rohm Co., Ltd. | Semiconductor device |
| US20150340350A1 (en)* | 2014-05-21 | 2015-11-26 | Rohm Co., Ltd. | Semiconductor device |
| US9443816B2 (en)* | 2014-05-21 | 2016-09-13 | Rohm Co., Ltd. | Semiconductor device |
| US10790258B2 (en)* | 2014-07-07 | 2020-09-29 | Rohm Co., Ltd. | Electronic device and mounting structure of the same |
| US20190157236A1 (en)* | 2014-07-07 | 2019-05-23 | Rohm Co., Ltd. | Electronic device and mounting structure of the same |
| US10269686B1 (en) | 2015-05-27 | 2019-04-23 | UTAC Headquarters PTE, LTD. | Method of improving adhesion between molding compounds and an apparatus thereof |
| US10242953B1 (en) | 2015-05-27 | 2019-03-26 | Utac Headquarters PTE. Ltd | Semiconductor package with plated metal shielding and a method thereof |
| US20170278776A1 (en)* | 2016-03-23 | 2017-09-28 | Texas Instruments Incorporated | Structure and method for stabilizing leads in wire-bonded semiconductor devices |
| US9824959B2 (en)* | 2016-03-23 | 2017-11-21 | Texas Instruments Incorporated | Structure and method for stabilizing leads in wire-bonded semiconductor devices |
| US11024562B2 (en)* | 2016-04-22 | 2021-06-01 | Texas Instruments Incorporated | Lead frame system |
| US20170309546A1 (en)* | 2016-04-22 | 2017-10-26 | Texas Instruments Incorporated | Lead frame system |
| CN107403765A (en)* | 2016-05-19 | 2017-11-28 | 意法半导体股份有限公司 | Semiconductor package part with wettable side |
| US20170338170A1 (en)* | 2016-05-19 | 2017-11-23 | Stmicroelectronics S.R.L. | Semiconductor package with wettable flank |
| US10930581B2 (en)* | 2016-05-19 | 2021-02-23 | Stmicroelectronics S.R.L. | Semiconductor package with wettable flank |
| US12224232B2 (en) | 2019-03-08 | 2025-02-11 | Siliconix Incorporated | Semiconductor package having side wall plating |
| US12211704B2 (en) | 2019-03-08 | 2025-01-28 | Siliconix Incorporated | Semiconductor package having side wall plating |
| US12224251B2 (en)* | 2019-08-21 | 2025-02-11 | Stmicroelectronics, Inc. | Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads |
| US20240162168A1 (en)* | 2019-08-21 | 2024-05-16 | Stmicroelectronics, Inc. | Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads |
| US11450534B2 (en) | 2019-12-24 | 2022-09-20 | Vishay General Semiconductor, Llc | Packaging process for side-wall plating with a conductive film |
| US11764075B2 (en) | 2019-12-24 | 2023-09-19 | Vishay General Semiconductor, Llc | Package assembly for plating with selective molding |
| US11876003B2 (en) | 2019-12-24 | 2024-01-16 | Vishay General Semiconductor, Llc | Semiconductor package and packaging process for side-wall plating with a conductive film |
| US11393699B2 (en) | 2019-12-24 | 2022-07-19 | Vishay General Semiconductor, Llc | Packaging process for plating with selective molding |
| CN112510009A (en)* | 2020-10-19 | 2021-03-16 | 西安航思半导体有限公司 | DFN matrix carrier packaging structure and process flow |
| US11532539B2 (en)* | 2020-12-29 | 2022-12-20 | Semiconductor Components Industries, Llc | Semiconductor package with wettable flank |
| US12176272B2 (en) | 2020-12-29 | 2024-12-24 | Semiconductor Components Industries, Llc | Semiconductor package with wettable flank |
| US20220208658A1 (en)* | 2020-12-29 | 2022-06-30 | Semiconductor Components Industries, Llc | Semiconductor package with wettable flank and related methods |
| US12243810B2 (en) | 2020-12-29 | 2025-03-04 | Semiconductor Components Industries, Llc | Semiconductor package with wettable flank and related methods |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6400004B1 (en) | Leadless semiconductor package | |
| US6489218B1 (en) | Singulation method used in leadless packaging process | |
| US7087461B2 (en) | Process and lead frame for making leadless semiconductor packages | |
| US6773961B1 (en) | Singulation method used in leadless packaging process | |
| US7169651B2 (en) | Process and lead frame for making leadless semiconductor packages | |
| US6566168B2 (en) | Semiconductor package having implantable conductive lands and method for manufacturing the same | |
| US6979594B1 (en) | Process for manufacturing ball grid array package | |
| US8912635B2 (en) | Semiconductor device package and method of making a semiconductor device package | |
| US6420779B1 (en) | Leadframe based chip scale package and method of producing the same | |
| US7378299B2 (en) | Leadless semiconductor package and manufacturing method thereof | |
| US6762118B2 (en) | Package having array of metal pegs linked by printed circuit lines | |
| US8241967B2 (en) | Semiconductor package with a support structure and fabrication method thereof | |
| US5953589A (en) | Ball grid array semiconductor package with solder balls fused on printed circuit board and method for fabricating the same | |
| US7439097B2 (en) | Taped lead frames and methods of making and using the same in semiconductor packaging | |
| CN209785926U (en) | semiconductor device with a plurality of transistors | |
| US8981575B2 (en) | Semiconductor package structure | |
| US8089145B1 (en) | Semiconductor device including increased capacity leadframe | |
| US8592962B2 (en) | Semiconductor device packages with protective layer and related methods | |
| US7214326B1 (en) | Increased capacity leadframe and semiconductor package using the same | |
| US6524886B2 (en) | Method of making leadless semiconductor package | |
| US6610924B1 (en) | Semiconductor package | |
| JPH11297917A (en) | Semiconductor device and its manufacture | |
| US20010001069A1 (en) | Metal stud array packaging | |
| JP2000150761A (en) | Resin-sealed semiconductor device and method of manufacturing the same | |
| JP2003273283A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment | Owner name:ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FAN, ALEX;CHEN, DANIEL;CHIU, RICK;AND OTHERS;REEL/FRAME:011146/0896 Effective date:20000714 | |
| STCF | Information on status: patent grant | Free format text:PATENTED CASE | |
| FPAY | Fee payment | Year of fee payment:4 | |
| FPAY | Fee payment | Year of fee payment:8 | |
| FPAY | Fee payment | Year of fee payment:12 |