Movatterモバイル変換


[0]ホーム

URL:


US6084293A - Stacked semiconductor device - Google Patents

Stacked semiconductor device
Download PDF

Info

Publication number
US6084293A
US6084293AUS09/120,119US12011998AUS6084293AUS 6084293 AUS6084293 AUS 6084293AUS 12011998 AUS12011998 AUS 12011998AUS 6084293 AUS6084293 AUS 6084293A
Authority
US
United States
Prior art keywords
semiconductor device
leads
package body
main surface
stack type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/120,119
Inventor
Shinji Ohuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co LtdfiledCriticalOki Electric Industry Co Ltd
Assigned to OKI ELECTRIC INDUSTRY CO., LTD.reassignmentOKI ELECTRIC INDUSTRY CO., LTD.ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: OHUCHI, SHINJI
Application grantedgrantedCritical
Publication of US6084293ApublicationCriticalpatent/US6084293A/en
Anticipated expirationlegal-statusCritical
Expired - Fee Relatedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

In a stack type semiconductor device 1, front ends of leads 11 provided at two sides of a first semiconductor device 10 are bent inward to hold a second semiconductor device 20 stacked at the rear surface of the first semiconductor device 10. Since the second semiconductor device 20 is held toward the inside relative to the leads 11 of the first semiconductor device 10, the distance between the outer surfaces of the leads 11 does not increase. Thus, the mounting area does not increase compared to the mounting area required when mounting a single first semiconductor device 10, and furthermore, high density mounting becomes possible by stacking the second semiconductor device 20.

Description

BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device that is suitable for high density mounting, and to methods for manufacturing and mounting this semiconductor device.
In recent years, the rapid technological growth in the field of IC cards and memory cards has resulted in the need for thinner and more compact resin-sealed semiconductor devices to be mounted in the cards. In addition, stack type semiconductor devices achieved by stacking semiconductor devices over two stages or three or more stages have been proposed for memory modules and the like.
For instance, DIP (Dual Inline Package)semiconductor devices 100, one of which is illustrated in FIG. 15, may be employed to achieve a stacktype semiconductor device 103 by stacking thesemiconductor devices 100 one on top of the other and electrically connectingleads 101 provided at the side surfaces of thesemiconductor devices 100 withsolder 102 or the like, as illustrated in FIG. 16. In addition, a stacktype semiconductor device 108 which is achieved by employing an SOJ (Small Outline J-bend Package)semiconductor device 106 having leads 105 bent in a "J" shape, as illustrated in FIG. 17, stacking a DIPtype semiconductor device 100 on top of it and electrically connecting theirleads 105 and 101 withsolder 107 or the like, as illustrated in FIG. 18, has also been proposed. Thesesemiconductor devices 106 and 100 are formed thin enough that thesemiconductor device 108 has a height that is equivalent to that of one regular SOJ type semiconductor device. The stacktype semiconductor devices 103 and 108, are each constituted by stacking semiconductor devices over two stages to achieve high density mounting and can store twice as much information.
However, since theleads 101 must be inserted at through holes to mount the stacktype semiconductor device 103 illustrated in FIG. 16 at a substrate, double mounting cannot be achieved. Because of this, even though thesemiconductor device 103 in FIG. 16 is constituted by multistage stacking, it is difficult to achieve high density mounting since double mounting is not possible.
In addition, in the stacktype semiconductor device 108 illustrated in FIG. 18, the outer surfaces of thesolder 107 connecting theleads 105 and 101 project out at the two sides to the left and the right. Because of this, the distance L107 between the outer surfaces of thesolder 107 is greater than the distance L105 between the outer surfaces of the SOJ leads 105. Consequently, due to the projectingsolder 107, the stacktype semiconductor device 108 illustrated in FIG. 18 requires a greater mounting area compared to the mounting area required for mounting thesemiconductor device 106 by itself, which represents an obstacle to achieving high density mounting. In particular, such an increase in the mounting area cannot be allowed when ultra high density mounting, in which the element footprint is under rigorous restriction, is to be implemented.
SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to provide a new and improved stack type semiconductor device which achieves high density mounting without increasing the mounting area compared to the mounting area required when mounting a single semiconductor device, and methods for manufacturing and mounting such a stack type semiconductor device.
Another object of the present invention is to provide a new and improved semiconductor device that may be employed in an ideal manner in such a stack type semiconductor device.
In order to achieve the objects described above, in a first aspect of the present invention, a stack type semiconductor device constituted by stacking a plurality of semiconductor devices, which is characterized in that the front ends of leads provided at the two sides of a first semiconductor device located at the outermost position when mounted are bent inward to hold a second semiconductor device that is stacked at the rear surface of the first semiconductor device, is provided.
In this stack type semiconductor device, since the second semiconductor device is held further inward relative to the leads of the first semiconductor device, the distance between the outer surfaces of the leads does not increase. Thus, compared to the mounting area required when mounting the first semiconductor device by itself, no increase in the mounting area is required, and by stacking the second semiconductor device, high density mounting becomes possible. Furthermore, a plurality of second semiconductor devices may be provided, instead of a single second semiconductor device. In other words, there is a possibility with the stack type semiconductor device disclosed inclaim 1 that a plurality of second semiconductor devices may be stacked at the rear surface of the first semiconductor device.
In such a stack type semiconductor device, it is desirable that the leads of the first semiconductor device be formed in a "J" shape. By forming the leads in a "J" shape in this manner, a high density type semiconductor device having several times the capacity of an SOJ type semiconductor device in the prior art, which has been in wide use, can be achieved while requiring the same mounting area. Another advantage is that sockets identical to those for SOJ type semiconductor devices used in the prior art can be employed for testing. Furthermore, it becomes possible to prevent the leads from becoming deformed. Alternatively, solder balls maybe provided between the leads of the first semiconductor device and the leads of the second semiconductor device. By melting the solder balls through heating, the leads of the first semiconductor device and the leads of the second semiconductor device can be electrically connected with ease. In this case, if the leads of the second semiconductor device are positioned further inward relative to the leads of the first semiconductor device, the leads can be electrically connected toward the inside relative to the leads of the first semiconductor device to ensure that the solder will not project out at the two sides to the left and the right of the leads of the first semiconductor device and, consequently, that the mounting area will not increase.
In addition, in order to achieve the objects described above, in a second aspect of the present invention, a method for manufacturing a stack type semiconductor device, which is characterized in that a second semiconductor device that is stacked at the rear surface of a first semiconductor device, having leads at the two sides thereof, is held by the front ends of the leads of the first semiconductor device that are bent inward, is provided. By adopting this method, it becomes possible to manufacture a stack type semiconductor device that achieves high density mounting without an increase in the mounting area. It is to be noted that it is desirable to provide solder balls between the leads of the first semiconductor device and the leads of the second semiconductor device.
Furthermore, in order to achieve the objects described above, in a third aspect of the present invention, a semiconductor device which is characterized in that a lead which lies astride the front and rear surfaces of the semiconductor device is provided at the two sides of the semiconductor device. Since the leads of such semiconductor devices, which lie astride the front and rear surfaces of the semiconductor device, can be abutted with each other with ease simply by stacking the semiconductor devices, such a semiconductor device is ideal for manufacture of a stacked semiconductor device.
Moreover, it is desirable to provide solder balls at the front surfaces and/or the rear surfaces of the leads in such a semiconductor device. This will make it possible to electrically connect the leads with ease simply by applying heat when manufacturing a stack type semiconductor device and will also facilitate mounting thereof at a substrate.
Also, in a fourth aspect of the present invention, a stack type semiconductor device constituted by stacking a plurality of semiconductor devices, which is characterized in that a second semiconductor device stacked at the rear surface of a first semiconductor device located at the outermost position when mounted is held further toward the inside relative to gull-wing shaped leads at the two sides of the first semiconductor device, is provided.
In this stack type semiconductor device in which the second semiconductor device is held further toward the inside of the leads of the first semiconductor device, the distance between the outer surfaces of the leads does not increase. Thus, the mounting area does not increase compared to the mounting area required when mounting the first semiconductor device by itself. Furthermore, by stacking the second semiconductor device, high density mounting becomes possible. It is to be noted that a plurality of second semiconductor devices may be provided instead of a signal second semiconductor device. In other words, there is a possibility with this stack type semiconductor device, too, that a plurality of second semiconductor devices are stacked at the rear surface of the first semiconductor device.
In addition, it is desirable to provide solder balls at the leads positioned at the rear surface of the second semiconductor device in the stack type semiconductor device described above, since, by melting the solder balls through heat application, the leads of the first semiconductor device and the leads of the second semiconductor device can be electrically connected with ease.
Furthermore, in order to achieve the objects described above, in a fifth aspect of the present invention, a method for mounting a semiconductor device which is characterized in that by positioning a first semiconductor device provided with leads at the two sides thereof toward the outside and positioning a second semiconductor device having solder balls at their leads provided at the rear surface thereof, the second semiconductor device is provided toward the inside relative to the leads of the first semiconductor device at a substrate surface to mount the first semiconductor device and the second semiconductor device at the substrate surface. By adopting this method, high density mounting is achieved without an increase in the mounting area at the substrate surface. It is to be noted that it is desirable to mount the first semiconductor device and the second semiconductor device at the substrate surface at the same time.
Moreover, in order to achieve the objects described above, in a sixth aspect of the present invention, a stack type semiconductor device constituted by stacking a plurality of semiconductor devices, which is characterized in that leads positioned at the rear surface of a first semiconductor device located at the outermost position when mounted and leads positioned at the two sides of a second semiconductor device stacked at the rear surface of the first semiconductor device are electrically connected via solder, is provided. It is to be noted that a plurality of first semiconductor devices instead of a single first semiconductor device may be provided in such a stack type semiconductor device. In addition, the leads of the second semiconductor device may be formed in a "J" shape, for instance, so that the same sockets as those used with an SOJ type semiconductor device in the prior art can be employed for testing and that the leads are prevented from becoming deformed.
Moreover, in order to achieve the objects described above, in a seventh aspect of the present invention, a method for manufacturing a stack type semiconductor device which is characterized in that a first semiconductor having solder balls provided at leads at the rear surface thereof and a second semiconductor device having leads at the two sides thereof are stacked with a first semiconductor device positioned on the outside and the second semiconductor device positioned on the inside and in that the leads of the first semiconductor device and the leads of the second semiconductor device are electrically connected by solder, is provided. By adopting this method, too, it becomes possible to manufacture a stack type semiconductor device that achieves high density mounting without an increase in the mounting area.
Furthermore, in order to achieve the objects described above, in an eighth aspect of the present invention, a method for mounting a semiconductor device, which is characterized in that a first semiconductor device having solder balls at leads at the rear surface thereof and a second semiconductor device having leads at the two sides thereof are stacked at the surface of a substrate, with the first semiconductor device positioned on the outside and the second semiconductor device positioned on the inside, to mount the first semiconductor device and the second semiconductor device at the same time at the substrate surface, is provided. By adopting this method, too, it becomes possible to achieve high density mounting without an increase in the mounting area at the substrate surface.
Moreover, in order to achieve the objects described above, in a ninth aspect of the present invention, a stack type semiconductor device having a first semiconductor device provided with a plurality of leads extending from the two sides thereof and a second semiconductor device provided toward the inside relative to the first semiconductor device and having ball electrodes at the rear surface thereof, is provided. In the stack type semiconductor device, the ball electrodes may assume a structure in which solder balls are provided at leads positioned at the rear surface of the second semiconductor device, for instance. In addition, a structure in which the leads of the first semiconductor element and the ball electrodes of the second semiconductor device corresponding to the leads are commonly connected to a conductive pattern formed at the surface of the substrate may be adopted.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other features of the invention and the concomitant advantages will be better understood and appreciated by persons skilled in the field to which the invention pertains in view of the following description given in conjunction with the accompanying drawings which illustrate preferred embodiments.
FIG. 1 is a front view of a first semiconductor device which is ideal for application in manufacturing the stack type semiconductor device in a first embodiment of the present invention;
FIG. 2 is a front view of a second semiconductor device which is ideal for application in manufacturing the stack type semiconductor device in the first embodiment of the present invention;
FIG. 3 is a perspective of the rear surface of the second semiconductor device;
FIG. 4 is an enlarged cross section along line A--A in FIG. 3;
FIG. 5 illustrates a manufacturing step for manufacturing the stack type semiconductor device in the first embodiment of the present invention;
FIG. 6 is a front view of the stack type semiconductor device in the first embodiment of the present invention;
FIG. 7 is a front view of the semiconductor device in a second embodiment of the present invention;
FIG. 8 is a front view of the stack type semiconductor device constituted by stacking a second semiconductor device at the front surface of the semiconductor device in the second embodiment of the present invention;
FIG. 9 is a front view of a semiconductor device in a third embodiment of the present invention;
FIG. 10 is a front view of the stack type semiconductor device constituted by stacking a second semiconductor device at a front surface of the semiconductor device in the third embodiment of the present invention;
FIG. 11 is a front view of the stack type semiconductor device in a fourth embodiment of the present invention;
FIG. 12 is an exploded view illustrating the method for mounting the stack type semiconductor device in the fourth embodiment of the present invention at the surface of a substrate;
FIG. 13 is a front view of the stack type semiconductor device in the fifth embodiment of the present invention;
FIG. 14 is an exploded view illustrating the method for manufacturing the stack type semiconductor device in the fifth embodiment of the present invention, while concurrently mounting it at a substrate surface;
FIG. 15 is a front view of a DIP type semiconductor device;
FIG. 16 is a front view of semiconductor devices in a stack type semiconductor device achieved by stacking DIP type semiconductor devices vertically;
FIG. 17 is a front view of an SOJ type semiconductor device; and
FIG. 18 is a front view of the stack type semiconductor device constituted by stacking a DIP type semiconductor device at the front surface of an SOJ type semiconductor device.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The following is an explanation of the preferred embodiments of the present invention in reference to the drawings. It is to be noted that the same reference numbers are assigned to components having almost identical functions and structural features in the following explanation and the attached drawings to preclude the necessity for repeated explanation thereof.
FIG. 1 is a front view of afirst semiconductor device 10 and FIG. 2 is a front view of asecond semiconductor device 20, which are ideal for application in manufacturing a stacktype semiconductor device 1 in the first embodiment of the present invention.
As illustrated in FIG. 1, leads 11 for implementing input/output of an electrical signal for a semiconductor element (not shown) which is internally provided in thefirst semiconductor device 10 are provided at the two sides to the left and the right of thefirst semiconductor device 10. It is to be noted that a plurality ofleads 11 are provided at each of the two sides to the left and the right of thefirst semiconductor device 10. In addition, while theleads 11 are each formed in a shape spreading either to the left or the right side of thefirst semiconductor device 10 in the example presented in the figure, theleads 11 may be instead formed to bend downward at a right angle, as illustrated by the broken lines 11' in FIG. 1, for instance.
As illustrated in FIG. 2, thesecond semiconductor device 20 is constituted of a semiconductor device which is commonly referred to as a Small Outline Ball (SOB) semiconductor device. Namely, leads 21 are provided at the two sides to the left and right at the rear surface (the bottom surface in the example presented in the figure) of thesecond semiconductor device 20. These leads 21 have a length at which theleads 21 do not project out to the two sides to the left and right of thesecond semiconductor device 20. In addition, asolder ball 22 which will function as an electrical connector when mounting thesecond semiconductor device 20 at a substrate or the like is mounted at each of the leads 21.
FIG. 3 is a perspective of the rear surface of thesecond semiconductor device 20, and FIG. 4 is an enlarged cross section along line A--A in FIG. 3. As illustrated in FIG. 3, a plurality ofleads 21 and a plurality ofsolder balls 22 are provided over specific intervals at both sides to the left and right of the rear surface of thesemiconductor device 20. As illustrated in FIG. 4, asemiconductor element 23 is sealed with resin 24 inside thesecond semiconductor device 20. The example in the figure assumes a structure in which the leads 21 are mounted at a surface of thesemiconductor element 23 via an insulatingtape 25 and thesemiconductor element 23 and theleads 21 are secured as an integrated unit with the resin 24. The leads 21 are electrically connected with a terminal 26 formed at a surface of thesemiconductor element 23 via aconductor wire 27 such as, for instance, a gold wire so that input/output of an electrical signal is implemented for thesemiconductor element 23 via the leads 21. In addition, asource line 28 for supplying a source current to thesemiconductor element 23 is provided inside the resin 24.
Next, the stacktype semiconductor device 1 in the first embodiment of the present invention is explained by following the sequence of its manufacturing processes. First, as illustrated in FIG. 5, thesecond semiconductor device 20 is stacked from below at the rear surface (the bottom surface in the example presented in the figure) of thefirst semiconductor device 10. The production of the stacktype semiconductor device 1 will be facilitated if the front surface (the upper surface in the example presented in the figure) of thesecond semiconductor device 20 is temporarily secured to the rear surface of thefirst semiconductor device 10 by using an adhesive or the like at this point.
Next, theleads 11 of thefirst semiconductor device 10 are bent downward at a right angle and then the front ends of theleads 11 are bent inward to achieve a "J" shape for the leads 11. It is to be noted that if the leads 11 are already bent downward, it is only necessary to bend inward the front ends of the leads 11. Thus, as illustrated in FIG. 6, thesolder balls 22 provided at the two sides to the left and right of the rear surface of thesecond semiconductor device 20 are enclosed by theleads 11 of thefirst semiconductor device 10 so that thesecond semiconductor device 20 is held at the rear surface of thefirst semiconductor device 10.
The stacktype semiconductor device 1 in the first embodiment is manufactured through the sequence described above. It is to be noted that a further step may be implemented after the above process for heat application as necessary to electrically connect theleads 11 of thefirst semiconductor device 10 and theleads 21 of thesecond semiconductor device 20 by melting thesolder balls 22.
In the stacktype semiconductor device 1 in the first embodiment manufactured as described above, thesecond semiconductor device 20 is held toward the inside relative to theleads 11 of thefirst semiconductor device 10, and since the solder used for connecting theleads 11 of thefirst semiconductor device 10 and theleads 21 of thesecond semiconductor device 20 does not jut out at the sides, the distance L11 between the outer surfaces of theleads 11 remains equal to and no greater than the distance between the outer surfaces when thefirst semiconductor device 10 is used by itself. Consequently, the mounting area does not increase compared to the mounting area required when mounting thefirst semiconductor device 10 by itself, and furthermore, with thesecond semiconductor device 20 stacked on it, high density mounting becomes possible.
It is to be noted that by forming see leads 11 of thefirst semiconductor device 10 in a "J" shape, as explained in reference to the first embodiment, a high densitytype semiconductor device 1 having twice the capacity of an SOJ type semiconductor device widely used in the prior art is achieved while maintaining an identical external shape or requiring the same mounting area. In addition, a degree of convenience is achieved since the same sockets as those used with SOJ type semiconductor devices in the prior art can be employed for testing. Furthermore, by forming theleads 11 in a "J" shape, theleads 11 are prevented from becoming deformed.
Next, FIG. 7 presents a front view of asemiconductor device 2 in the second embodiment of the present invention. It is to be noted that in FIG. 7, asecond semiconductor device 30 to be stacked at the front surface (the upper surface in the example presented in the figure) of thesemiconductor device 2 is also illustrated. Since the structure of thesecond semiconductor device 30 is identical to that of thesecond semiconductor device 20 explained earlier in reference to FIGS. 2-4, the same reference numbers as those in FIG. 2 are assigned to identical components to preclude the necessity for a detailed explanation thereof.
As illustrated in FIG. 7, leads 31 lying astride the front surface and the rear surface (the upper and lower surfaces in the example presented in the figure) of thesemiconductor device 2 are provided at the two sides to the left and right of thesemiconductor device 2. Input/output of an electrical signal is implemented for a semiconductor element (not shown) which is internally provided in thesemiconductor device 2 via the leads 31. In addition,solder balls 32 are mounted at the lower surfaces of the leads 31. It is to be noted that thesemiconductor device 2 in the second embodiment may be constituted by extending theleads 21 of thesecond semiconductor device 20 explained earlier in reference to FIGS. 2-4 to the front surface, for instance.
Since theleads 31 of thesemiconductor device 2 in the second embodiment lie astride the front surface and the rear surface of thesemiconductor device 2, theleads 31 can be easily abutted with each other simply by stacking thesemiconductor devices 2 to facilitate the production of a stack type semiconductor device.
In addition, as illustrated in FIG. 7, for instance, theleads 21 of thesecond semiconductor device 30 can be abutted to theleads 31 of thesemiconductor device 2 simply by stacking thesecond semiconductor device 30 at the front surface (the upper surface) of thesemiconductor device 2. Then, by applying heat in this state in which thesecond semiconductor device 30 is stacked at the front surface (the upper surface) of thesemiconductor device 2 to melt thesolder balls 22 mounted at theleads 21 of thesecond semiconductor device 30, theleads 31 of thesemiconductor device 2 and theleads 21 of thesecond semiconductor device 30 can be electrically connected with ease. Thus, a stacktype semiconductor device 33 constituted by stacking thesecond semiconductor device 30 at the front surface of thesemiconductor device 2, as illustrated in FIG. 8, can be manufactured.
Furthermore, with thesolder balls 32 mounted at the lower surface of theleads 31 of thesemiconductor device 2, the stacktype semiconductor device 33 manufactured as described above can be easily mounted at a substrate simply through heat application. It is to be noted that the total thickness of thesemiconductor device 2 and thesecond semiconductor device 30 stacked together in this stacktype semiconductor device 33 can be reduced by approximately 0.4 mm compared to, for instance, the stacktype semiconductor device 1 explained earlier in reference to FIG. 6. The total height of the stacktype semiconductor device 33 is approximately 1.2 mm at most and therefore, it is ideal in application in a thin module such as a memory card.
Next, FIG. 9 is a front view of asemiconductor device 3 in the third embodiment of the present invention. It is to be noted that in FIG. 9, too, asecond semiconductor device 40 to be stacked at the front surface (the upper surface in the example presented in the figure) of thesemiconductor device 3 is shown together. Since the structure of thesecond semiconductor device 40 is identical to that of thesecond semiconductor device 20 explained earlier in reference to FIGS. 2-4 except that it is not provided with thesolder balls 22, the same reference numbers as those in FIG. 2 are assigned to identical components to preclude the necessity for a detailed explanation thereof.
As FIG. 9 illustrates, leads 41 are provided lying astride the front surface and the rear surface (the upper and lower surfaces in the example presented in the figure) of thesemiconductor device 3 at the two sides to the left and right of thesemiconductor device 3, as in thesemiconductor device 2 in the second embodiment explained earlier so that input/output of an electrical signal is implemented for a semiconductor element (not shown) provided internally in thesemiconductor device 3 via the leads 41. However, in thesemiconductor device 3,solder balls 42 are mounted at the upper surfaces of the leads 41.
Since theleads 41 lie astride the front surface and the rear surface of thesemiconductor device 3 in thesemiconductor device 3 in the third embodiment, too, theleads 41 can be abutted with each other with ease simply by stacking together thesemiconductor devices 3 to facilitate the production of a stack type semiconductor device.
In addition, as illustrated in FIG. 9, for instance, simply by stacking thesecond semiconductor device 40 at the front surface (the upper surface) of thesemiconductor device 3, theleads 21 of thesecond semiconductor device 40 can be abutted with theleads 41 of thesemiconductor device 3. Then, by applying heat in this state, in which thesecond semiconductor device 40 is stacked at the front surface (the upper surface) of thesemiconductor device 3 to melt thesolder balls 42 mounted at theleads 41 of thesemiconductor device 3, theleads 41 of thesemiconductor device 3 and theleads 21 of thesecond semiconductor device 40 can be electrically connected with ease. Through this process, a stacktype semiconductor device 43 constituted by stacking thesecond semiconductor device 40 at the front surface of thesemiconductor device 3 as illustrated in FIG. 10, is manufactured. Since the thickness of the stacktype semiconductor device 43 manufactured in this manner, too, can be reduced by approximately 0.4 mm compared to that of the stacktype semiconductor device 1 explained earlier in reference to FIG. 6 with its total height kept at approximately 1.2 mm at most, the stacktype semiconductor device 43 proves ideal in application in a thin module such as a memory card.
Next, FIG. 11 is a front view of the stacktype semiconductor device 4 in the fourth embodiment of the present invention and FIG. 12 is an exploded view illustrating the method for mounting the stacktype semiconductor device 4 at the substrate surface. As illustrated in FIG. 11, this stacktype semiconductor device 4 is constituted by stacking asecond semiconductor device 52 at the rear surface (the lower surface in the example presented in the figure) of afirst semiconductor device 51. Thefirst semiconductor device 51 is constituted of a so-called Small Outline Package (SOP) semiconductor device. Namely, leads 53 for implementing input/output of an electrical signal for a semiconductor element (not shown) that is internally provided in thefirst semiconductor device 51 are provided at the two sides to the left and right of thefirst semiconductor device 51. A plurality ofleads 53, which are formed in a gull-wing shape, are provided at each of the two sides to the left and right of thefirst semiconductor device 51.
Since thesecond semiconductor device 52 is structured identically to thesecond semiconductor device 20 explained earlier in reference to FIGS. 2-4, the same reference numbers as those in FIG. 2 are assigned to identical components to preclude the necessity for a detailed explanation thereof. In the stacktype semiconductor device 4, thesecond semiconductor device 52 is held toward the inside relative to theleads 53 of thefirst semiconductor device 51 by stacking thesecond semiconductor device 52 from below at the rear surface of thefirst semiconductor device 51.
Now, the process for mounting the stacktype semiconductor device 4 is explained in reference to FIG. 12. First, asolder paste 56 is applied onto footprints 55 (portions where the semiconductor portions are electrically connected for mounting) formed at the front surface of a substrate (not shown), andsolder balls 22 mounted at the lower surfaces ofleads 21 of thesecond semiconductor device 52 are placed onto thesolder paste 56. Then, by stacking thefirst semiconductor device 51 onto thesecond semiconductor device 52, theleads 53 of thefirst semiconductor device 51 are placed on thefootprints 55 onto which thesolder paste 56 has been applied. By placing theleads 53 of thefirst semiconductor device 51 adjacent to and on the outside of theleads 21 of thesecond semiconductor device 52 in this manner, thesecond semiconductor device 52 is placed toward the inside relative to theleads 53 of thefirst semiconductor device 51 at the substrate surface. After this, heat is applied to raise the temperature to melt thesolder balls 22 mounted at the lower surfaces of theleads 21 of thesecond semiconductor device 52 and thesolder 56 applied onto thefootprints 55 to electrically connect theleads 53 and theleads 21 on thefootprints 55 and mount thefirst semiconductor device 51 and thesecond semiconductor device 52 at the substrate surface at the same time.
Since thesecond semiconductor device 52 is held toward the inside relative to theleads 53 of thefirst semiconductor device 51 in the stacktype semiconductor device 4 in the fourth embodiment mounted at the substrate surface in this manner, the distance between the outer surfaces of theleads 53 does not increase. As a result, the external width L of thefootprints 55 formed at the substrate surface can remain approximately equal to the external width L offootprints 58 for mounting a semiconductor device (SOP) 57 which is widely employed in the prior art and is also illustrated in FIG. 12 for reference. Thus, the mounting area does not increase compared to the mounting area required when mounting thesemiconductor device 57 in the prior art by itself. Moreover, high density mounting becomes possible by stacking thesecond semiconductor device 52. It is to be noted that it is desirable to form thefootprints 55 to extend inward so that the leads 21 of thesecond semiconductor device 52 can be connected to thefootprints 55 toward the inside relative to theleads 53 of thefirst semiconductor device 52.
Next, FIG. 13 is a front view of the stacktype semiconductor device 5 in the fifth embodiment of the present invention and FIG. 14 is an exploded view illustrating the method for manufacturing the stacktype semiconductor device 5 while concurrently mounting it at a substrate surface. As illustrated in FIG. 13, the stacktype semiconductor device 5 is constituted by stacking asecond semiconductor device 62 at the rear surface (the lower surface in the example presented in the figure) of afirst semiconductor device 61.
While FIG. 13 illustrates a state in which thesolder balls 22 have melted and become deformed, the structure of thefirst semiconductor device 61 is identical to that of thesecond semiconductor device 20 explained earlier in reference to FIGS. 2-4 as clearly illustrated in FIG. 14, and therefore the same reference numbers as those in FIG. 2 are assigned to identical components to preclude the necessity for a detailed explanation thereof. Thesecond semiconductor device 62, on the other hand, is constituted of a so-called SOJ (Small Outline J-bend Package)semiconductor device. Namely, leads 63 for implementing input/output of an electrical signal for a semiconductor element (not shown) that is internally provided in thesecond semiconductor device 62 are provided at the two sides to the left and right of the second semiconductor device 62.A plurality ofleads 63, each bent inward to achieve a "J" shape, are provided at each of the two sides to the left and right of thesecond semiconductor device 62. The stacktype semiconductor device 5 is achieved by electrically connecting theleads 22 of thefirst semiconductor device 61 and theleads 63 of thesecond semiconductor device 62 via the meltedsolder balls 22 in a state in which thesecond semiconductor device 62 is stacked at the rear surface of thefirst semiconductor device 61.
Now, the process through which the stacktype semiconductor device 5 is manufactured while it is concurrently mounted at a substrate surface is explained in reference to FIG. 14. First, asolder paste 66 is applied ontofootprint 65 formed at the front surface of the substrate (not shown) and theleads 63 of thesecond semiconductor device 62 are placed in contact on top. Then, as illustrated in FIG. 14, by stacking thefirst semiconductor device 61 onto thesecond semiconductor device 62 after applying aflux 67 on the upper areas where the leads 63 of thesecond semiconductor device 62 are exposed, thesolder balls 22 mounted at the lower surfaces of theleads 21 of thefirst semiconductor device 61 are placed on top of the flux 67.After this, heat is applied to raise the temperature, to cause thesolder balls 22 mounted at the lower surfaces of theleads 21 of thefirst semiconductor device 61 to melt so that an electrical connection is achieved between theleads 21 and theleads 63 and also to cause thesolder 66 applied on thefootprints 65 to melt to electrically connect theleads 63 with thefootprints 65, thereby simultaneously mounting thefirst semiconductor device 61 and thesecond semiconductor device 62 at the substrate surface.
In the stacktype semiconductor device 5 in the fifth embodiment, which is manufactured while it is being mounted at a substrate surface in this manner, the solder that is used for connecting theleads 21 of thefirst semiconductor device 61 and theleads 63 of thesecond semiconductor device 62 almost never jut out onto the sides and thus, the distance between the outer surfaces of theleads 63 does not increase. Because of this, the external width L of thefootprint 65 formed at the substrate surface only needs to be approximately equal to the external width L of thefootprints 69 used for mounting the semiconductor device (SOP) 68 widely used in the prior art which is also shown in FIG. 14 for reference, thereby making it possible to achieve high density mounting without having to increase the mounting area. It is to be noted that by forming theleads 63 in the "J" shape, it becomes possible to use the same sockets as those used with SOJ type semiconductor devices in the prior art for testing and theleads 63 can be prevented from becoming deformed as well.
According to the present invention, a stack type semiconductor device which achieves high density mounting without having to increase the mounting area compared to the mounting area required when mounting a single semiconductor device is provided. Furthermore, according to the present invention, a semiconductor device which is ideal for application in such a stack type semiconductor device is provided.
While the invention has been particularly shown and described with respect to preferred embodiments thereof by referring to the attached drawings, the present invention is not limited to these examples and it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit, scope and teaching of the invention.
For instance, the present invention may be adopted in a stack type semiconductor device constituted by stacking semiconductor devices over three stages or more instead of two stages. Especially since the leads of thesemiconductor devices 2 and 3 explained in reference to FIGS. 7 and 9 are provided lying astride the front and rear surfaces of the semiconductor devices, the leads can be abutted with each other with ease simply by stacking the semiconductor devices and, therefore, prove ideal for application in the production of multistage stack type semiconductor devices.
The entire disclosure of Japanese Patent Application No. 9-215665 filed on Jul. 25, 1997 and Japanese Patent Application No. 9-340660 filed on Nov. 25, 1997 including specifications, claims, drawings and summary is incorporated herein by reference in its entirety.

Claims (13)

What is claimed is:
1. A stacked semiconductor device, comprising:
a first semiconductor device; and
a second semiconductor device;
wherein said first semiconductor device includes:
a package body having first and second main surfaces and a plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the first main surface of the package body of said first semiconductor device and the second main surface of the package body of said first semiconductor device; and
a plurality of leads, wherein each of the plurality of leads extends from at least one of the plurality of side surfaces of the package body of the first semiconductor device;
wherein said second semiconductor device includes:
a package body having first and second main surfaces and a plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the first main surface of the package body of said second semiconductor device and the second main surface of the package body of said second semiconductor device; and
a plurality of electrodes, wherein each of the plurality of electrodes is disposed on the first main surface of the package body of said second semiconductor device;
wherein the first main surface of the package body of said first semiconductor device is disposed opposite the second main surface of the package body of said second semiconductor device; and
wherein each of the plurality of leads has a bend such that each of the plurality of leads is electrically connected to a corresponding one of the plurality of electrodes, and said second semiconductor device is disposed between the leads.
2. A stacked semiconductor device according to claim 1, wherein each of the plurality of leads has an end that is disposed opposite the corresponding one of the plurality of electrodes.
3. A stacked semiconductor device according to claim 1, further comprising a plurality of solder balls, wherein each of said plurality of solder balls is disposed in contact with one of the plurality of leads and the corresponding one of the plurality of electrodes.
4. A stacked semiconductor device according to claim 3, wherein each of the plurality of leads has an end that is disposed opposite the corresponding one of the plurality of electrodes.
5. A stacked semiconductor device according to claim 1, further comprising a plurality of footprints formed of a conductive material, wherein each of the plurality of leads is disposed in contact with a corresponding one of the footprints, such that each of the leads is electrically connected to the corresponding one of the plurality of electrodes through the corresponding one of said plurality of footprints.
6. A stacked semiconductor device according to claim 5, further comprising a plurality of solder balls, wherein each of said plurality of solder balls is disposed in contact with one of the plurality of electrodes and the corresponding one of said plurality of footprints.
7. A stacked semiconductor device, comprising:
a first semiconductor device; and
a second semiconductor device;
wherein said first semiconductor device includes:
a package body having first and second main surfaces and plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the first main surface of the package body of said first semiconductor device and the second main surface of the package body of said first semiconductor device; and
a plurality of electrodes, wherein each of the plurality of electrodes extends from the first main surface of the package body of said first semiconductor device to the second main surface of the package body of said first semiconductor device, such that one end of each of the plurality of electrodes is disposed on the second surface of the package body of said first semiconductor device;
wherein said second semiconductor device includes:
a package body having first, second, and third main surfaces and a plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the second main surface of the package body of said second semiconductor device and the third main surface of the package body of said second semiconductor device, and
wherein the third main surface of the package body of said second semiconductor device is disposed between the plurality of side surfaces of the package body of said second semiconductor device and the first main surface of the package body of said second semiconductor device; and
a plurality of electrodes, wherein each of the plurality of electrodes is disposed on the third main surface of the package body of said second semiconductor device; and
wherein one of the first main surface and the second main surface of the package body of said first semiconductor device is disposed opposite the first and third main surfaces of the package body of said second semiconductor device, such that each of the plurality of electrodes of said second semiconductor device is electrically connected to a corresponding one of the electrodes of said first semiconductor device.
8. A stacked semiconductor device according to claim 7, wherein said first semiconductor device further comprises a plurality of solder balls, wherein each of the solder balls is disposed on a corresponding one of the electrodes of said first semiconductor device.
9. A stacked semiconductor device according to claim 8, wherein the first main surface of the package body of said first semiconductor device is disposed opposite the first main surface of the package body of said second semiconductor device.
10. A stacked semiconductor device according to claim 8, wherein the second main surface of the package body of said first semiconductor device is disposed opposite the first main surface of the package body of said second semiconductor device.
11. A stacked semiconductor device according to claim 7, wherein the package body of said first semiconductor device further includes a third main surface disposed such that the first main surface of the package body of said first semiconductor device is disposed between said plurality of side surfaces of the package body of the first semiconductor device and the third main surface of the package body of the first semiconductor device.
12. A stacked semiconductor device, comprising:
a first semiconductor device; and
a second semiconductor device;
wherein said first semiconductor device includes:
a package body having first and second main surfaces and a plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the first main surface of the package body of said first semiconductor device and the second main surface of the package body of said first semiconductor device; and
a plurality of leads, wherein each of the plurality of leads extends from at least one of the side surfaces of the package body of said first semiconductor device such that one end of each of the plurality of leads is disposed opposite the second main surface of the package body of said first semiconductor device;
wherein said second semiconductor device comprises:
a package body having first, second, and third main surfaces and a plurality of side surfaces, wherein each of the plurality of side surfaces is disposed between the second main surface of the package body of said second semiconductor device and the third main surface of the package body of said second semiconductor device, and wherein the third main surface of the package body of said second semiconductor device is disposed between the plurality of side surfaces of the package body of said second semiconductor device and the first main surface of the package body of said second semiconductor device; and
a plurality of electrodes, wherein each of the plurality of electrodes is disposed on the third main surface of the package body of said second semiconductor device; and
wherein the first and third main surfaces of the package body of said second semiconductor device are disposed opposite the first main surface of the package body of said first semiconductor device, and each of the plurality of leads is electrically connected with corresponding ones of the electrodes by a conductive material.
13. A stacked semiconductor device according to claim 12, wherein the conductive material includes solder.
US09/120,1191997-07-251998-07-22Stacked semiconductor deviceExpired - Fee RelatedUS6084293A (en)

Applications Claiming Priority (4)

Application NumberPriority DateFiling DateTitle
JP215665971997-07-25
JP9-2156651997-07-25
JP9-3406601997-11-25
JP9340660AJPH1197619A (en)1997-07-251997-11-25Semiconductor device, manufacture thereof and mounting thereof

Publications (1)

Publication NumberPublication Date
US6084293Atrue US6084293A (en)2000-07-04

Family

ID=26520987

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US09/120,119Expired - Fee RelatedUS6084293A (en)1997-07-251998-07-22Stacked semiconductor device

Country Status (4)

CountryLink
US (1)US6084293A (en)
JP (1)JPH1197619A (en)
KR (1)KR100360047B1 (en)
TW (1)TW392319B (en)

Cited By (42)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6313998B1 (en)*1999-04-022001-11-06Legacy Electronics, Inc.Circuit board assembly having a three dimensional array of integrated circuit packages
US6433417B1 (en)*1998-03-062002-08-13Rohm Co., Ltd.Electronic component having improved soldering performance and adhesion properties of the lead wires
US20020162215A1 (en)*2001-03-142002-11-07Kledzik Kenneth J.Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US6487078B2 (en)2000-03-132002-11-26Legacy Electronics, Inc.Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US6521483B1 (en)*1999-07-222003-02-18Seiko Epson CorporationSemiconductor device, method of manufacture thereof, circuit board, and electronic device
WO2002033752A3 (en)*2000-10-162003-03-13Legacy Electronics IncElectronic module having canopy-type carriers
US20030165051A1 (en)*2000-03-132003-09-04Kledzik Kenneth J.Modular integrated circuit chip carrier
US20030222740A1 (en)*2002-03-182003-12-04Microlab, Inc.Latching micro-magnetic switch with improved thermal reliability
US20040229402A1 (en)*2001-10-262004-11-18Staktek Group, L.P.Low profile chip scale stacking system and method
US20040252474A1 (en)*2002-11-252004-12-16Kwanghak LeeIntegrated circuit stack with lead frames
US20050062144A1 (en)*2001-10-262005-03-24Staktek Group, L.P.Memory expansion and chip scale stacking system and method
KR100564585B1 (en)*2003-11-132006-03-28삼성전자주식회사 Dual Stacked BA Packages and Multiple Stacked BA Packages
US7033861B1 (en)2005-05-182006-04-25Staktek Group L.P.Stacked module systems and method
US20060107524A1 (en)*2000-10-162006-05-25Jason EngleMethod and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7053478B2 (en)2001-10-262006-05-30Staktek Group L.P.Pitch change and chip scale stacking system
US7081373B2 (en)2001-12-142006-07-25Staktek Group, L.P.CSP chip stack with flex circuit
US20060164820A1 (en)*2005-01-122006-07-27Mecker Donald WRadial circuit board, system, and methods
US7180167B2 (en)2001-10-262007-02-20Staktek Group L. P.Low profile stacking system and method
US7190060B1 (en)*2002-01-092007-03-13Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US7202555B2 (en)2001-10-262007-04-10Staktek Group L.P.Pitch change and chip scale stacking system and method
USRE39628E1 (en)1999-05-052007-05-15Stakick Group, L.P.Stackable flex circuit IC package and method of making same
US7304382B2 (en)2006-01-112007-12-04Staktek Group L.P.Managed memory component
US7309914B2 (en)2005-01-202007-12-18Staktek Group L.P.Inverted CSP stacking system and method
US7310458B2 (en)2001-10-262007-12-18Staktek Group L.P.Stacked module systems and methods
US7335975B2 (en)2001-10-262008-02-26Staktek Group L.P.Integrated circuit stacking system and method
US7371609B2 (en)2001-10-262008-05-13Staktek Group L.P.Stacked module systems and methods
US7405471B2 (en)2000-10-162008-07-29Legacy Electronics, Inc.Carrier-based electronic module
US7417310B2 (en)2006-11-022008-08-26Entorian Technologies, LpCircuit module having force resistant construction
US7468553B2 (en)2006-10-202008-12-23Entorian Technologies, LpStackable micropackages and stacked modules
US7485951B2 (en)*2001-10-262009-02-03Entorian Technologies, LpModularized die stacking system and method
US7508058B2 (en)2006-01-112009-03-24Entorian Technologies, LpStacked integrated circuit module
US7508069B2 (en)2006-01-112009-03-24Entorian Technologies, LpManaged memory component
US7524703B2 (en)2001-10-262009-04-28Entorian Technologies, LpIntegrated circuit stacking system and method
US7542304B2 (en)2003-09-152009-06-02Entorian Technologies, LpMemory expansion and integrated circuit stacking system and method
US7576995B2 (en)2005-11-042009-08-18Entorian Technologies, LpFlex circuit apparatus and method for adding capacitance while conserving circuit board surface area
US7605454B2 (en)2006-01-112009-10-20Entorian Technologies, LpMemory card and method for devising
US7608920B2 (en)2006-01-112009-10-27Entorian Technologies, LpMemory card and method for devising
USRE41039E1 (en)2000-01-132009-12-15Entorian Technologies, LpStackable chip package with flex carrier
US7656678B2 (en)2001-10-262010-02-02Entorian Technologies, LpStacked module systems
US7719098B2 (en)2001-10-262010-05-18Entorian Technologies LpStacked modules and method
US20110248411A1 (en)*2006-03-082011-10-13Ho Tsz YinIntegrated circuit package in package system
US20180158764A1 (en)*2016-10-282018-06-07Intel Corporation3d chip assemblies using stacked leadframes

Citations (20)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4996587A (en)*1989-04-101991-02-26International Business Machines CorporationIntegrated semiconductor chip package
US5138438A (en)*1987-06-241992-08-11Akita Electronics Co. Ltd.Lead connections means for stacked tab packaged IC chips
US5554886A (en)*1994-03-301996-09-10Goldstar Electron Co., Ltd.Lead frame and semiconductor package with such lead frame
US5586009A (en)*1994-03-071996-12-17Staktek CorporationBus communication system for stacked high density integrated circuit packages
US5602420A (en)*1992-09-071997-02-11Hitachi, Ltd.Stacked high mounting density semiconductor devices
US5625221A (en)*1994-03-031997-04-29Samsung Electronics Co., Ltd.Semiconductor assembly for a three-dimensional integrated circuit package
US5650920A (en)*1995-07-271997-07-22Motorola, Inc.Mount for supporting a high frequency transformer in a hybrid module
US5723903A (en)*1992-05-251998-03-03Hitachi, Ltd.Thin type semiconductor device, module structure using the device and method of mounting the device on board
US5723901A (en)*1994-12-131998-03-03Kabushiki Kaisha ToshibaStacked semiconductor device having peripheral through holes
US5744827A (en)*1995-11-281998-04-28Samsung Electronics Co., Ltd.Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements
US5747874A (en)*1994-09-201998-05-05Fujitsu LimitedSemiconductor device, base member for semiconductor device and semiconductor device unit
US5754408A (en)*1995-11-291998-05-19Mitsubishi Semiconductor America, Inc.Stackable double-density integrated circuit assemblies
US5760471A (en)*1994-04-201998-06-02Fujitsu LimitedSemiconductor device having an inner lead extending over a central portion of a semiconductor device sealed in a plastic package and an outer lead exposed to the outside of a side face of the plastic package
US5801437A (en)*1993-03-291998-09-01Staktek CorporationThree-dimensional warp-resistant integrated circuit module method and apparatus
US5811877A (en)*1994-08-301998-09-22Hitachi, Ltd.Semiconductor device structure
US5818107A (en)*1997-01-171998-10-06International Business Machines CorporationChip stacking by edge metallization
US5821615A (en)*1995-12-061998-10-13Lg Semicon Co., Ltd.Semiconductor chip package having clip-type outlead and fabrication method of same
US5835988A (en)*1996-03-271998-11-10Mitsubishi Denki Kabushiki KaishaPacked semiconductor device with wrap around external leads
US5978227A (en)*1993-03-291999-11-02Staktek CorporationIntegrated circuit packages having an externally mounted lead frame having bifurcated distal lead ends
US5986209A (en)*1997-07-091999-11-16Micron Technology, Inc.Package stack via bottom leaded plastic (BLP) packaging

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH09129819A (en)*1995-11-011997-05-16Hitachi Ltd Semiconductor device and manufacturing method thereof

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5138438A (en)*1987-06-241992-08-11Akita Electronics Co. Ltd.Lead connections means for stacked tab packaged IC chips
US4996587A (en)*1989-04-101991-02-26International Business Machines CorporationIntegrated semiconductor chip package
US5723903A (en)*1992-05-251998-03-03Hitachi, Ltd.Thin type semiconductor device, module structure using the device and method of mounting the device on board
US5895969A (en)*1992-05-251999-04-20Hitachi, Ltd. And Hitachi Vlsi Engineering Corp.Thin type semiconductor device, module structure using the device and method of mounting the device on board
US5602420A (en)*1992-09-071997-02-11Hitachi, Ltd.Stacked high mounting density semiconductor devices
US5978227A (en)*1993-03-291999-11-02Staktek CorporationIntegrated circuit packages having an externally mounted lead frame having bifurcated distal lead ends
US5801437A (en)*1993-03-291998-09-01Staktek CorporationThree-dimensional warp-resistant integrated circuit module method and apparatus
US5625221A (en)*1994-03-031997-04-29Samsung Electronics Co., Ltd.Semiconductor assembly for a three-dimensional integrated circuit package
US5586009A (en)*1994-03-071996-12-17Staktek CorporationBus communication system for stacked high density integrated circuit packages
US5554886A (en)*1994-03-301996-09-10Goldstar Electron Co., Ltd.Lead frame and semiconductor package with such lead frame
US5760471A (en)*1994-04-201998-06-02Fujitsu LimitedSemiconductor device having an inner lead extending over a central portion of a semiconductor device sealed in a plastic package and an outer lead exposed to the outside of a side face of the plastic package
US5811877A (en)*1994-08-301998-09-22Hitachi, Ltd.Semiconductor device structure
US5747874A (en)*1994-09-201998-05-05Fujitsu LimitedSemiconductor device, base member for semiconductor device and semiconductor device unit
US5723901A (en)*1994-12-131998-03-03Kabushiki Kaisha ToshibaStacked semiconductor device having peripheral through holes
US5650920A (en)*1995-07-271997-07-22Motorola, Inc.Mount for supporting a high frequency transformer in a hybrid module
US5744827A (en)*1995-11-281998-04-28Samsung Electronics Co., Ltd.Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements
US5754408A (en)*1995-11-291998-05-19Mitsubishi Semiconductor America, Inc.Stackable double-density integrated circuit assemblies
US5821615A (en)*1995-12-061998-10-13Lg Semicon Co., Ltd.Semiconductor chip package having clip-type outlead and fabrication method of same
US5835988A (en)*1996-03-271998-11-10Mitsubishi Denki Kabushiki KaishaPacked semiconductor device with wrap around external leads
US5818107A (en)*1997-01-171998-10-06International Business Machines CorporationChip stacking by edge metallization
US5986209A (en)*1997-07-091999-11-16Micron Technology, Inc.Package stack via bottom leaded plastic (BLP) packaging

Cited By (63)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6433417B1 (en)*1998-03-062002-08-13Rohm Co., Ltd.Electronic component having improved soldering performance and adhesion properties of the lead wires
US6313998B1 (en)*1999-04-022001-11-06Legacy Electronics, Inc.Circuit board assembly having a three dimensional array of integrated circuit packages
USRE39628E1 (en)1999-05-052007-05-15Stakick Group, L.P.Stackable flex circuit IC package and method of making same
US6521483B1 (en)*1999-07-222003-02-18Seiko Epson CorporationSemiconductor device, method of manufacture thereof, circuit board, and electronic device
USRE41039E1 (en)2000-01-132009-12-15Entorian Technologies, LpStackable chip package with flex carrier
US7796400B2 (en)2000-03-132010-09-14Legacy Electronics, Inc.Modular integrated circuit chip carrier
US20030165051A1 (en)*2000-03-132003-09-04Kledzik Kenneth J.Modular integrated circuit chip carrier
US7102892B2 (en)2000-03-132006-09-05Legacy Electronics, Inc.Modular integrated circuit chip carrier
US6487078B2 (en)2000-03-132002-11-26Legacy Electronics, Inc.Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US20060254809A1 (en)*2000-03-132006-11-16Kledzik Kenneth JModular integrated circuit chip carrier
WO2002033752A3 (en)*2000-10-162003-03-13Legacy Electronics IncElectronic module having canopy-type carriers
US7405471B2 (en)2000-10-162008-07-29Legacy Electronics, Inc.Carrier-based electronic module
US7337522B2 (en)2000-10-162008-03-04Legacy Electronics, Inc.Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20060107524A1 (en)*2000-10-162006-05-25Jason EngleMethod and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20040194301A1 (en)*2001-03-142004-10-07Kledzik Kenneth J.Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7316060B2 (en)2001-03-142008-01-08Legacy Electronics, Inc.System for populating a circuit board with semiconductor chips
US20020162215A1 (en)*2001-03-142002-11-07Kledzik Kenneth J.Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7103970B2 (en)2001-03-142006-09-12Legacy Electronics, Inc.Method for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20050062144A1 (en)*2001-10-262005-03-24Staktek Group, L.P.Memory expansion and chip scale stacking system and method
US20040229402A1 (en)*2001-10-262004-11-18Staktek Group, L.P.Low profile chip scale stacking system and method
US7656678B2 (en)2001-10-262010-02-02Entorian Technologies, LpStacked module systems
US7495334B2 (en)2001-10-262009-02-24Entorian Technologies, LpStacking system and method
US7053478B2 (en)2001-10-262006-05-30Staktek Group L.P.Pitch change and chip scale stacking system
US7180167B2 (en)2001-10-262007-02-20Staktek Group L. P.Low profile stacking system and method
US7485951B2 (en)*2001-10-262009-02-03Entorian Technologies, LpModularized die stacking system and method
US7572671B2 (en)2001-10-262009-08-11Entorian Technologies, LpStacked module systems and methods
US7202555B2 (en)2001-10-262007-04-10Staktek Group L.P.Pitch change and chip scale stacking system and method
US7719098B2 (en)2001-10-262010-05-18Entorian Technologies LpStacked modules and method
US7256484B2 (en)2001-10-262007-08-14Staktek Group L.P.Memory expansion and chip scale stacking system and method
US7026708B2 (en)2001-10-262006-04-11Staktek Group L.P.Low profile chip scale stacking system and method
US7626273B2 (en)2001-10-262009-12-01Entorian Technologies, L.P.Low profile stacking system and method
US7310458B2 (en)2001-10-262007-12-18Staktek Group L.P.Stacked module systems and methods
US7524703B2 (en)2001-10-262009-04-28Entorian Technologies, LpIntegrated circuit stacking system and method
US7606048B2 (en)2001-10-262009-10-20Enthorian Technologies, LPIntegrated circuit stacking system
US7335975B2 (en)2001-10-262008-02-26Staktek Group L.P.Integrated circuit stacking system and method
US7586758B2 (en)2001-10-262009-09-08Entorian Technologies, LpIntegrated circuit stacking system
US7371609B2 (en)2001-10-262008-05-13Staktek Group L.P.Stacked module systems and methods
US7094632B2 (en)2001-10-262006-08-22Staktek Group L.P.Low profile chip scale stacking system and method
US7595550B2 (en)2001-10-262009-09-29Entorian Technologies, LpFlex-based circuit module
US7193310B2 (en)2001-12-142007-03-20Stuktek Group L.P.Stacking system and method
US7081373B2 (en)2001-12-142006-07-25Staktek Group, L.P.CSP chip stack with flex circuit
US7190060B1 (en)*2002-01-092007-03-13Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US20030222740A1 (en)*2002-03-182003-12-04Microlab, Inc.Latching micro-magnetic switch with improved thermal reliability
US20040252474A1 (en)*2002-11-252004-12-16Kwanghak LeeIntegrated circuit stack with lead frames
US7542304B2 (en)2003-09-152009-06-02Entorian Technologies, LpMemory expansion and integrated circuit stacking system and method
KR100564585B1 (en)*2003-11-132006-03-28삼성전자주식회사 Dual Stacked BA Packages and Multiple Stacked BA Packages
US7435097B2 (en)2005-01-122008-10-14Legacy Electronics, Inc.Radial circuit board, system, and methods
US20060164820A1 (en)*2005-01-122006-07-27Mecker Donald WRadial circuit board, system, and methods
US7309914B2 (en)2005-01-202007-12-18Staktek Group L.P.Inverted CSP stacking system and method
US7033861B1 (en)2005-05-182006-04-25Staktek Group L.P.Stacked module systems and method
US7323364B2 (en)2005-05-182008-01-29Staktek Group L.P.Stacked module systems and method
US7576995B2 (en)2005-11-042009-08-18Entorian Technologies, LpFlex circuit apparatus and method for adding capacitance while conserving circuit board surface area
US7605454B2 (en)2006-01-112009-10-20Entorian Technologies, LpMemory card and method for devising
US7608920B2 (en)2006-01-112009-10-27Entorian Technologies, LpMemory card and method for devising
US7304382B2 (en)2006-01-112007-12-04Staktek Group L.P.Managed memory component
US7508069B2 (en)2006-01-112009-03-24Entorian Technologies, LpManaged memory component
US7508058B2 (en)2006-01-112009-03-24Entorian Technologies, LpStacked integrated circuit module
US20110248411A1 (en)*2006-03-082011-10-13Ho Tsz YinIntegrated circuit package in package system
US8164172B2 (en)*2006-03-082012-04-24Stats Chippac Ltd.Integrated circuit package in package system
US7468553B2 (en)2006-10-202008-12-23Entorian Technologies, LpStackable micropackages and stacked modules
US7804985B2 (en)2006-11-022010-09-28Entorian Technologies LpCircuit module having force resistant construction
US7417310B2 (en)2006-11-022008-08-26Entorian Technologies, LpCircuit module having force resistant construction
US20180158764A1 (en)*2016-10-282018-06-07Intel Corporation3d chip assemblies using stacked leadframes

Also Published As

Publication numberPublication date
KR19990014170A (en)1999-02-25
KR100360047B1 (en)2002-12-18
JPH1197619A (en)1999-04-09
TW392319B (en)2000-06-01

Similar Documents

PublicationPublication DateTitle
US6084293A (en)Stacked semiconductor device
US5592019A (en)Semiconductor device and module
KR100299949B1 (en)Thin type semiconductor device, module structure using the device and method of mounting the device on board
US4951124A (en)Semiconductor device
US5352851A (en)Edge-mounted, surface-mount integrated circuit device
EP0460802B1 (en)Electronic device package with battery
US6780680B2 (en)Methods of fabricating multilevel leadframes and semiconductor devices
EP0862217A2 (en)Semiconductor device and semiconductor multi-chip module
US5227995A (en)High density semiconductor memory module using split finger lead frame
US5089877A (en)Zero power ic module
KR20020066483A (en)Semiconductor Package And Mounting Structure On Substrate Thereof And Stack Structure Thereof
US5309020A (en)Packaged semiconductor device assembly including two interconnected packaged semiconductor devices mounted on a common substrate
US5917235A (en)Semiconductor device having LOC structure, a semiconductor device lead frame, TAB leads, and an insulating TAB tape
JPH02239651A (en) Semiconductor device and its mounting method
JPH06302347A (en)Ic socket and contact therefor
KR0148082B1 (en) Stacked semiconductor packages and stacked package sockets with support bars
KR19980044211A (en) Semiconductor package and manufacturing method
US6323545B1 (en)Semiconductor device
JPS6379361A (en)Upright installation type semiconductor device
US6093889A (en)Semiconductor package and mounting socket thereof
JP3174238B2 (en) Semiconductor device and method of manufacturing the same
KR100487464B1 (en)Semiconductor chip package using lead frame
JP3665609B2 (en) Semiconductor device and semiconductor device unit having a plurality of semiconductor devices mounted thereon
US20020003301A1 (en)Method of connecting a die in an integrated circuit module
JP2786047B2 (en) Resin-sealed semiconductor device

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:OKI ELECTRIC INDUSTRY CO., LTD., JAPAN

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OHUCHI, SHINJI;REEL/FRAME:009351/0220

Effective date:19980630

FPAYFee payment

Year of fee payment:4

REMIMaintenance fee reminder mailed
LAPSLapse for failure to pay maintenance fees
STCHInformation on status: patent discontinuation

Free format text:PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FPLapsed due to failure to pay maintenance fee

Effective date:20080704


[8]ページ先頭

©2009-2025 Movatter.jp