Movatterモバイル変換


[0]ホーム

URL:


US20120325671A2 - Electroplated lead-free bump deposition - Google Patents

Electroplated lead-free bump deposition
Download PDF

Info

Publication number
US20120325671A2
US20120325671A2US12/971,744US97174410AUS2012325671A2US 20120325671 A2US20120325671 A2US 20120325671A2US 97174410 AUS97174410 AUS 97174410AUS 2012325671 A2US2012325671 A2US 2012325671A2
Authority
US
United States
Prior art keywords
tin
layer
workpiece
substantially pure
silver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/971,744
Other versions
US20120152752A1 (en
Inventor
Arthur Keigler
Zhenqiu Liu
Zhongqin Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ASMPT Nexx Inc
Original Assignee
Tel Nexx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US12/971,744priorityCriticalpatent/US20120325671A2/en
Application filed by Tel Nexx IncfiledCriticalTel Nexx Inc
Assigned to NEXX SYSTEMS, INC.reassignmentNEXX SYSTEMS, INC.ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: CHIU, JOHANNES, GOODMAN, DANIEL, KEIGLER, ARTHUR, LIU, ZHENQIU
Priority to PCT/US2011/065324prioritypatent/WO2012083100A2/en
Priority to CN2011800599578Aprioritypatent/CN103430287A/en
Priority to KR1020137016821Aprioritypatent/KR20130130000A/en
Priority to JP2013544802Aprioritypatent/JP2013546205A/en
Priority to TW100147137Aprioritypatent/TW201241242A/en
Assigned to NEXX SYSTEMS, INC.reassignmentNEXX SYSTEMS, INC.ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: KEIGLER, ARTHUR, LIU, ZHENQIU, ZHANG, ZHONGQIN
Publication of US20120152752A1publicationCriticalpatent/US20120152752A1/en
Assigned to TEL NEXX, INC.reassignmentTEL NEXX, INC.MERGER, CHANGE OF NAMEAssignors: NEXX SYSTEMS, INC., SUB NEXX, INC.
Publication of US20120325671A2publicationCriticalpatent/US20120325671A2/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

A method of forming a metal feature on a workpiece with deposition is provided. The method includes providing an under bump metal layer for solder of an electronic device on the workpiece, depositing a substantially pure tin layer directly to the under bump metal layer, and depositing a tin silver alloy layer onto the substantially pure tin layer.

Description

Claims (28)

15. A method for forming a lead free solder bump on a workpiece, the method comprising:
providing the workpiece with an electrically conducting seed layer, the electrically conducting seed layer being covered by a patterned resist mask layer having a plurality of feature openings;
immersing the workpiece in a first plating bath, the first plating bath having a metal ion content;
providing electrical contact to the seed layer and providing an electrical potential through the metal ion content of the first plating bath to cause between about 2 and about 150 microns of substantially pure tin to deposit in the resist pattern features;
immersing the workpiece in a second plating bath with a metal ion content; and
forming a electrical contact to the seed layer to form an electrical potential through the metal ion content of the second plating bath to cause between about 2 and about 150 microns of a tin-silver alloy to deposit in the resist pattern features.
US12/971,7442010-12-172010-12-17Electroplated lead-free bump depositionAbandonedUS20120325671A2 (en)

Priority Applications (6)

Application NumberPriority DateFiling DateTitle
US12/971,744US20120325671A2 (en)2010-12-172010-12-17Electroplated lead-free bump deposition
PCT/US2011/065324WO2012083100A2 (en)2010-12-172011-12-16Electroplated lead-free bump deposition
CN2011800599578ACN103430287A (en)2010-12-172011-12-16Electroplated lead-free bump deposition
KR1020137016821AKR20130130000A (en)2010-12-172011-12-16Electroplated lead-free bump deposition
JP2013544802AJP2013546205A (en)2010-12-172011-12-16 Lead-free bump deposition by electroplating
TW100147137ATW201241242A (en)2010-12-172011-12-19Electroplated lead-free bump deposition

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
US12/971,744US20120325671A2 (en)2010-12-172010-12-17Electroplated lead-free bump deposition

Publications (2)

Publication NumberPublication Date
US20120152752A1 US20120152752A1 (en)2012-06-21
US20120325671A2true US20120325671A2 (en)2012-12-27

Family

ID=46232956

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US12/971,744AbandonedUS20120325671A2 (en)2010-12-172010-12-17Electroplated lead-free bump deposition

Country Status (6)

CountryLink
US (1)US20120325671A2 (en)
JP (1)JP2013546205A (en)
KR (1)KR20130130000A (en)
CN (1)CN103430287A (en)
TW (1)TW201241242A (en)
WO (1)WO2012083100A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20130082091A1 (en)*2010-07-052013-04-04Atotech Deutschland GmbhMethod to form solder alloy deposits on substrates
US8877630B1 (en)*2013-11-122014-11-04Chipmos Technologies Inc.Semiconductor structure having a silver alloy bump body and manufacturing method thereof
US20150348772A1 (en)*2014-06-022015-12-03Lam Research CorporationMetallization Of The Wafer Edge For Optimized Electroplating Performance On Resistive Substrates
US10049970B2 (en)2015-06-172018-08-14Samsung Electronics Co., Ltd.Methods of manufacturing printed circuit board and semiconductor package

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US9012766B2 (en)2009-11-122015-04-21Silevo, Inc.Aluminum grid as backside conductor on epitaxial silicon thin film solar cells
US9214576B2 (en)2010-06-092015-12-15Solarcity CorporationTransparent conducting oxide for photovoltaic devices
JP5659821B2 (en)*2011-01-262015-01-28三菱マテリアル株式会社 Manufacturing method of Sn alloy bump
US9054256B2 (en)2011-06-022015-06-09Solarcity CorporationTunneling-junction solar cell with copper grid for concentrated photovoltaic application
US9865754B2 (en)2012-10-102018-01-09Tesla, Inc.Hole collectors for silicon photovoltaic cells
JP5827939B2 (en)2012-12-172015-12-02東京エレクトロン株式会社 Film forming method, program, computer storage medium, and film forming apparatus
US9219174B2 (en)2013-01-112015-12-22Solarcity CorporationModule fabrication of solar cells with low resistivity electrodes
US9412884B2 (en)2013-01-112016-08-09Solarcity CorporationModule fabrication of solar cells with low resistivity electrodes
US10074755B2 (en)2013-01-112018-09-11Tesla, Inc.High efficiency solar panel
JP5871844B2 (en)*2013-03-062016-03-01東京エレクトロン株式会社 Substrate processing method, program, computer storage medium, and substrate processing system
JP2014175357A (en)2013-03-062014-09-22Tokyo Electron LtdSubstrate processing method, program, computer storage medium, and substrate processing system
US9804498B2 (en)*2014-06-092017-10-31International Business Machines CorporationFiltering lead from photoresist stripping solution
US10309012B2 (en)2014-07-032019-06-04Tesla, Inc.Wafer carrier for reducing contamination from carbon particles and outgassing
US9899546B2 (en)2014-12-052018-02-20Tesla, Inc.Photovoltaic cells with electrodes adapted to house conductive paste
JP6557466B2 (en)*2014-12-242019-08-07ローム・アンド・ハース・エレクトロニック・マテリアルズ・コリア・リミテッド Nickel plating solution
US9947822B2 (en)2015-02-022018-04-17Tesla, Inc.Bifacial photovoltaic module using heterojunction solar cells
US9576922B2 (en)2015-05-042017-02-21Globalfoundries Inc.Silver alloying post-chip join
US20170110392A1 (en)*2015-10-152017-04-20Advanced Semiconductor Engineering, Inc.Semiconductor package structure and method for manufacturing the same structure
US9761744B2 (en)2015-10-222017-09-12Tesla, Inc.System and method for manufacturing photovoltaic structures with a metal seed layer
US9953908B2 (en)*2015-10-302018-04-24International Business Machines CorporationMethod for forming solder bumps using sacrificial layer
US9842956B2 (en)2015-12-212017-12-12Tesla, Inc.System and method for mass-production of high-efficiency photovoltaic structures
US10115838B2 (en)2016-04-192018-10-30Tesla, Inc.Photovoltaic structures with interlocking busbars
US10672919B2 (en)2017-09-192020-06-02Tesla, Inc.Moisture-resistant solar cells for solar roof tiles
US11190128B2 (en)2018-02-272021-11-30Tesla, Inc.Parallel-connected solar roof tile modules

Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20010040100A1 (en)*1998-02-122001-11-15Hui WangPlating apparatus and method
US6596621B1 (en)*2002-05-172003-07-22International Business Machines CorporationMethod of forming a lead-free tin-silver-copper based solder alloy on an electronic substrate
US6638847B1 (en)*2000-04-192003-10-28Advanced Interconnect Technology Ltd.Method of forming lead-free bump interconnections
US20060030139A1 (en)*2002-06-252006-02-09Mis J DMethods of forming lead free solder bumps and related structures
US20080128019A1 (en)*2006-12-012008-06-05Applied Materials, Inc.Method of metallizing a solar cell substrate
US20080157395A1 (en)*2006-12-282008-07-03Luc BelangerInterconnections for flip-chip using lead-free solders and having improved reaction barrier layers
US20100213608A1 (en)*2009-02-242010-08-26Unisem Advanced Technologies Sdn. Bhd., a company incorporated in MalaysiaSolder bump UBM structure

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US7012333B2 (en)*2002-12-262006-03-14Ebara CorporationLead free bump and method of forming the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20010040100A1 (en)*1998-02-122001-11-15Hui WangPlating apparatus and method
US6638847B1 (en)*2000-04-192003-10-28Advanced Interconnect Technology Ltd.Method of forming lead-free bump interconnections
US6596621B1 (en)*2002-05-172003-07-22International Business Machines CorporationMethod of forming a lead-free tin-silver-copper based solder alloy on an electronic substrate
US20060030139A1 (en)*2002-06-252006-02-09Mis J DMethods of forming lead free solder bumps and related structures
US20080128019A1 (en)*2006-12-012008-06-05Applied Materials, Inc.Method of metallizing a solar cell substrate
US20080157395A1 (en)*2006-12-282008-07-03Luc BelangerInterconnections for flip-chip using lead-free solders and having improved reaction barrier layers
US20100213608A1 (en)*2009-02-242010-08-26Unisem Advanced Technologies Sdn. Bhd., a company incorporated in MalaysiaSolder bump UBM structure

Cited By (9)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20130082091A1 (en)*2010-07-052013-04-04Atotech Deutschland GmbhMethod to form solder alloy deposits on substrates
US8497200B2 (en)*2010-07-052013-07-30Atotech Deutschland GmbhMethod to form solder alloy deposits on substrates
US8877630B1 (en)*2013-11-122014-11-04Chipmos Technologies Inc.Semiconductor structure having a silver alloy bump body and manufacturing method thereof
US20150348772A1 (en)*2014-06-022015-12-03Lam Research CorporationMetallization Of The Wafer Edge For Optimized Electroplating Performance On Resistive Substrates
US9368340B2 (en)*2014-06-022016-06-14Lam Research CorporationMetallization of the wafer edge for optimized electroplating performance on resistive substrates
US9761524B2 (en)2014-06-022017-09-12Lam Research CorporationMetallization of the wafer edge for optimized electroplating performance on resistive substrates
US20170330831A1 (en)*2014-06-022017-11-16Lam Research CorporationMetallization of the wafer edge for optimized electroplating performance on resistive substrates
US10079207B2 (en)*2014-06-022018-09-18Lam Research CorporationMetallization of the wafer edge for optimized electroplating performance on resistive substrates
US10049970B2 (en)2015-06-172018-08-14Samsung Electronics Co., Ltd.Methods of manufacturing printed circuit board and semiconductor package

Also Published As

Publication numberPublication date
CN103430287A (en)2013-12-04
WO2012083100A8 (en)2013-06-20
TW201241242A (en)2012-10-16
US20120152752A1 (en)2012-06-21
WO2012083100A3 (en)2013-04-25
WO2012083100A2 (en)2012-06-21
KR20130130000A (en)2013-11-29
JP2013546205A (en)2013-12-26

Similar Documents

PublicationPublication DateTitle
US20120325671A2 (en)Electroplated lead-free bump deposition
TWI609100B (en)Cleaning electroplating substrate holders using reverse current deplating
JP4758614B2 (en) Electroplating composition and method
TWI518813B (en)Method to form solder alloy deposits on substrates
CN113260739A (en)Electrodeposition of nano-twin copper structures
US20060113185A1 (en)Plating apparatus
US11587858B2 (en)Zinc-cobalt barrier for interface in solder bond applications
CN104099653B (en) Semiconductor structure and manufacturing method thereof
US20050092611A1 (en)Bath and method for high rate copper deposition
JP2010040691A (en)Lead-free bump forming method
US9412713B2 (en)Treatment method of electrodeposited copper for wafer-level-packaging process flow
US20080116077A1 (en)System and method for solder bump plating
TW201413846A (en)Manufacture of coated copper pillars
Kim et al.Electrodeposition of near-eutectic SnAg solders for wafer-level packaging
US12241173B2 (en)Wafer shielding for prevention of lipseal plate-out
WO2006017327A2 (en)Electrocodeposition of lead free tin alloys
US20050085062A1 (en)Processes and tools for forming lead-free alloy solder precursors
US20040140219A1 (en)System and method for pulse current plating
US20240218519A1 (en)Electroless plating with a floating potential
Kiumi et al.Process development of electroplate bumping for ULSI flip chip technology
Kiumi et al.Composition control for lead-free alloy electroplating on flip chip bumping
Töpper et al.Bumping Technologies
Lee et al.Effect of bath contamination on electroplated solder bumps
Hsiung et al.Study on Sn-2.3 Ag Electroplated Solder Bump Properties Fabricated by Different Plating and Reflow Conditions
Kim et al.Electrodeposition of ternary near-eutectic SnAgCu solders with an alkaline bath

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:NEXX SYSTEMS, INC., MASSACHUSETTS

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KEIGLER, ARTHUR;CHIU, JOHANNES;LIU, ZHENQIU;AND OTHERS;REEL/FRAME:026092/0633

Effective date:20110330

ASAssignment

Owner name:NEXX SYSTEMS, INC., MASSACHUSETTS

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KEIGLER, ARTHUR;LIU, ZHENQIU;ZHANG, ZHONGQIN;SIGNING DATES FROM 20111213 TO 20111220;REEL/FRAME:027594/0366

ASAssignment

Owner name:TEL NEXX, INC., MASSACHUSETTS

Free format text:MERGER, CHANGE OF NAME;ASSIGNORS:NEXX SYSTEMS, INC.;SUB NEXX, INC.;REEL/FRAME:028604/0439

Effective date:20120501

STCBInformation on status: application discontinuation

Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION


[8]ページ先頭

©2009-2025 Movatter.jp