Movatterモバイル変換


[0]ホーム

URL:


US20120269987A1 - Processes and Systems for Engineering a Barrier Surface for Copper Deposition - Google Patents

Processes and Systems for Engineering a Barrier Surface for Copper Deposition
Download PDF

Info

Publication number
US20120269987A1
US20120269987A1US13/534,366US201213534366AUS2012269987A1US 20120269987 A1US20120269987 A1US 20120269987A1US 201213534366 AUS201213534366 AUS 201213534366AUS 2012269987 A1US2012269987 A1US 2012269987A1
Authority
US
United States
Prior art keywords
copper
substrate
process module
transfer chamber
ambient
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/534,366
Inventor
Yezdi Dordi
John Boyd
Tiruchirapalli Arunagiri
Hyungsuk Alexander Yoon
Fritz C. Redeker
William Thie
Arthur M. Howald
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research CorpfiledCriticalLam Research Corp
Priority to US13/534,366priorityCriticalpatent/US20120269987A1/en
Publication of US20120269987A1publicationCriticalpatent/US20120269987A1/en
Priority to US14/675,698prioritypatent/US20150214093A1/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

An integrated system for processing a substrate in controlled environment to enable deposition of a thin copper seed layer on a surface of a metallic barrier layer of a copper interconnect is provided. The system includes a lab-ambient transfer chamber, a vacuum transfer chamber, a vacuum process module for cleaning an exposed surface of a metal oxide of a underlying metal, a vacuum process module for depositing the metallic barrier layer, and a controlled-ambient transfer chamber filled with an inert gas, wherein at least one controlled-ambient process module is coupled to the controlled-ambient transfer chamber. In addition, the system includes an electroless copper deposition process module used to deposit the thin layer of copper seed layer on the surface of the metallic barrier layer.

Description

Claims (20)

1. An integrated system for processing a substrate in controlled environment to enable deposition of a thin copper seed layer on a surface of a metallic barrier layer of a copper interconnect, comprising:
a lab-ambient transfer chamber capable of transferring the substrate from a substrate cassette coupled to the lab-ambient transfer chamber into the integrated system;
a vacuum transfer chamber operated under vacuum at a pressure less than 1 Torr, wherein at least one vacuum process module is coupled to the vacuum transfer chamber;
a vacuum process module for cleaning an exposed surface of a metal oxide of a underlying metal in the integrated system, wherein the underlying metal is part of a underlying interconnect, the copper interconnect is electrically connected to the underlying interconnect, wherein the vacuum process module for cleaning is one of the at least one vacuum process module coupled to the vacuum transfer chamber, and is operated under vacuum at a pressure less than 1 Torr;
a vacuum process module for depositing the metallic barrier layer, wherein the vacuum process module for depositing the metallic barrier layer is one of the at least one vacuum process module coupled to the vacuum transfer chamber, and is operated under vacuum at a pressure less than 1 Torr;
a controlled-ambient transfer chamber filled with an inert gas selected from a group of inert gases, wherein at least one controlled-ambient process module is coupled to the controlled-ambient transfer chamber; and
an electroless copper deposition process module used to deposit the thin layer of copper seed layer on the surface of the metallic barrier layer, wherein the electroless copper deposition process module is one of the at least one controlled environment process modules coupled to the controlled-ambient transfer chamber.
6. The integrated system ofclaim 1, further comprising:
a first loadlock coupled to the vacuum transfer chamber and the controlled-ambient transfer chamber, wherein the first loadlock assists the substrate to be transferred between the vacuum transfer chamber and the controlled-ambient transfer chamber, the first loadlock being configured to be operated under vacuum at pressure less than 1 Torr or to be filled with an inert gas selected from a group of inert gases; and
a second loadlock coupled to the vacuum transfer chamber and the lab-ambient transfer chamber, wherein the second loadlock assists the substrate to be transferred between the vacuum transfer chamber and the lab-ambient transfer chamber, the second loadlock being configured to be operated under vacuum at pressure less than 1 Torr or at lab ambient or to be filled with an inert gas selected from a group of inert gases.
13. An integrated system for processing a substrate in controlled environment to enable selective deposition of a thin copper seed layer on a surface of a metallic barrier layer of a copper interconnect and preparing a planarized copper surface of the copper interconnect to selectively depositing a thin layer of a cobalt-alloy material in an integrated system to improve electromigration performance of the copper interconnect, comprising:
a lab-ambient transfer chamber capable of transferring the substrate from a substrate cassette coupled to the lab-ambient transfer chamber into the integrated system;
a vacuum transfer chamber operated under vacuum at a pressure less than 1 Torr, wherein at least one vacuum process module is coupled to the vacuum transfer chamber;
an Ar sputtering process module to clean an exposed surface of a metal oxide of a underlying metal in the integrated system, wherein the underlying metal is part of a underlying interconnect, the copper interconnect is electrically connected to the underlying interconnect, the Ar sputtering process module one of the at least one vacuum process module is coupled to the vacuum transfer chamber;
an atomic layer deposition (ALD) process module for depositing a thin first metallic barrier layer, wherein the ALD process module is one of the at least one vacuum process module coupled to the vacuum transfer chamber;
a PVD process chamber for depositing a thin second metallic barrier layer, wherein the PVD process module is one of the at least one vacuum process module coupled to the vacuum transfer chamber;
a hydrogen reduction process module for reducing a metal oxide or metal nitride to a metal, wherein the hydrogen reduction process module is one of the at least one vacuum process module coupled to the vacuum transfer chamber;
an oxygen plasma process module for removing organic contaminants from the substrate surface, wherein the oxygen plasma process module is one of the at least one vacuum process module coupled to the vacuum transfer chamber;
a controlled-ambient transfer chamber filled with an inert gas selected from a group of inert gases, wherein at least one controlled-ambient process module is coupled to the controlled-ambient transfer chamber;
an electroless copper deposition process module used to deposit the thin layer of copper seed layer and a gap-fill copper layer on the surface of the metallic barrier layer, the electroless copper deposition process module being one of the at least one controlled-ambient process module coupled to the controlled-ambient transfer chamber;
an electroless cobalt-alloy deposition process module used to deposit the thin layer of the cobalt-alloy material on the prepared planarized copper surface, the electroless copper alloy deposition process module being one of the at least one controlled-ambient process module coupled to the controlled-ambient transfer chamber;
a planarizing process module used to remove a copper overburden and a bather overburden of the copper interconnect, the planarizing process module is one of the at least one controlled-ambient process module coupled to the controlled-ambient transfer module; and
a wet clean process module used to remove metallic contamination on the substrate surface, the wet clean process module is one of the at least one controlled-ambient process module coupled to the controlled-ambient transfer module.
15. The integrated system ofclaim 13, further comprising:
a first loadlock coupled to the vacuum transfer chamber and the controlled-ambient transfer chamber, wherein the first loadlock assists the substrate to be transferred between the vacuum transfer chamber and the controlled-ambient transfer chamber, the first loadlock being configured to be operated under vacuum at pressure less than 1 Torr or to be filled with an inert gas selected from a group of inert gases to operated under the same pressure as the controlled-ambient transfer module; and
a second loadlock coupled to the vacuum transfer chamber and the lab-ambient transfer chamber, wherein the second loadlock assists the substrate to be transferred between the vacuum transfer chamber and the lab-ambient transfer chamber, the second loadlock being configured to be operated under vacuum at pressure less than 1 Torr or at lab ambient or to be filled with an inert gas selected from a group of inert gases to operated under the same pressure as the controlled-ambient transfer module.
20. An integrated system for processing a substrate in controlled environment to enable deposition of a thin copper seed layer on a surface of a metallic barrier layer of a copper interconnect, comprising:
a lab-ambient transfer chamber capable of transferring the substrate from a substrate cassette coupled to the lab-ambient transfer chamber into the integrated system;
a vacuum transfer chamber operated under vacuum at a pressure less than 1 Torr, wherein at least one vacuum process module is coupled to the vacuum transfer chamber;
a vacuum process module for reducing the metallic barrier layer, wherein the vacuum process module for reducing the metallic barrier layer one of the at least one vacuum process module is coupled to the vacuum transfer chamber, and is operated under vacuum at a pressure less than 1 Torr;
a controlled-ambient transfer chamber filled with an inert gas selected from a group of inert gases, wherein at least one controlled-ambient process module is coupled to the controlled-ambient transfer chamber; and
an electroless copper deposition process module used to deposit the thin layer of copper seed layer on the surface of the metallic barrier layer, wherein the electroless copper deposition process module is one of the at least one controlled environment process modules coupled to the controlled-ambient transfer chamber.
US13/534,3662005-08-312012-06-27Processes and Systems for Engineering a Barrier Surface for Copper DepositionAbandonedUS20120269987A1 (en)

Priority Applications (2)

Application NumberPriority DateFiling DateTitle
US13/534,366US20120269987A1 (en)2006-08-302012-06-27Processes and Systems for Engineering a Barrier Surface for Copper Deposition
US14/675,698US20150214093A1 (en)2005-08-312015-03-31Processes and systems for engineering a barrier surface for copper deposition

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US11/514,038US8241701B2 (en)2005-08-312006-08-30Processes and systems for engineering a barrier surface for copper deposition
US13/534,366US20120269987A1 (en)2006-08-302012-06-27Processes and Systems for Engineering a Barrier Surface for Copper Deposition

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US11/514,038DivisionUS8241701B2 (en)2003-02-032006-08-30Processes and systems for engineering a barrier surface for copper deposition

Related Child Applications (1)

Application NumberTitlePriority DateFiling Date
US14/675,698ContinuationUS20150214093A1 (en)2005-08-312015-03-31Processes and systems for engineering a barrier surface for copper deposition

Publications (1)

Publication NumberPublication Date
US20120269987A1true US20120269987A1 (en)2012-10-25

Family

ID=41198817

Family Applications (3)

Application NumberTitlePriority DateFiling Date
US11/514,038Active2027-11-05US8241701B2 (en)2003-02-032006-08-30Processes and systems for engineering a barrier surface for copper deposition
US13/534,366AbandonedUS20120269987A1 (en)2005-08-312012-06-27Processes and Systems for Engineering a Barrier Surface for Copper Deposition
US14/675,698AbandonedUS20150214093A1 (en)2005-08-312015-03-31Processes and systems for engineering a barrier surface for copper deposition

Family Applications Before (1)

Application NumberTitlePriority DateFiling Date
US11/514,038Active2027-11-05US8241701B2 (en)2003-02-032006-08-30Processes and systems for engineering a barrier surface for copper deposition

Family Applications After (1)

Application NumberTitlePriority DateFiling Date
US14/675,698AbandonedUS20150214093A1 (en)2005-08-312015-03-31Processes and systems for engineering a barrier surface for copper deposition

Country Status (2)

CountryLink
US (3)US8241701B2 (en)
CN (1)CN101548030B (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20100037916A1 (en)*2006-11-302010-02-18Yasumasa IwataTreatment device, treatment method, and surface treatment jig
US20110101529A1 (en)*2009-10-292011-05-05Taiwan Semiconductor Manufacturing Company, Ltd.Barrier layer for copper interconnect
US20140027908A1 (en)*2012-07-262014-01-30Taiwan Semiconductor Manufacturing Company, Ltd.Integrated Circuit Interconnects and Methods of Making Same
US8736056B2 (en)*2012-07-312014-05-27Taiwan Semiconductor Manufacturing Company, Ltd.Device for reducing contact resistance of a metal
US8846529B2 (en)2013-01-102014-09-30International Business Machines CorporationElectroless plating of cobalt alloys for on chip inductors
US20150028483A1 (en)*2013-07-232015-01-29Semiconductor Manufacturing International (Shanghai) CorporationNovel method for electromigration and adhesion using two selective deposition
WO2015013266A1 (en)*2013-07-242015-01-29Applied Materials, IncCobalt substrate processing systems, apparatus, and methods
US8956975B2 (en)2013-02-282015-02-17International Business Machines CorporationElectroless plated material formed directly on metal
US20150132947A1 (en)*2013-03-122015-05-14Taiwan Semiconductor Manufacturing Company, Ltd.Method of manufacturing a semiconductor device
US9054161B2 (en)2012-12-212015-06-09Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US20150206798A1 (en)*2014-01-172015-07-23Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect Structure And Method of Forming
US9177858B1 (en)*2014-05-082015-11-03GlobalFoundries, Inc.Methods for fabricating integrated circuits including barrier layers for interconnect structures
KR20180003447A (en)*2016-06-302018-01-09램 리써치 코포레이션Dual damascene fill
US10170425B2 (en)*2014-11-122019-01-01International Business Machines CorporationMicrostructure of metal interconnect layer

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
AU2003272656A1 (en)*2002-09-272004-04-19Tokyo Electron LimitedA method and system for etching high-k dielectric materials
JP2005244031A (en)*2004-02-272005-09-08Nec Electronics CorpSemiconductor device and its manufacturing method
US8916232B2 (en)*2006-08-302014-12-23Lam Research CorporationMethod for barrier interface preparation of copper interconnect
US8026605B2 (en)*2006-12-142011-09-27Lam Research CorporationInterconnect structure and method of manufacturing a damascene structure
US7749893B2 (en)*2006-12-182010-07-06Lam Research CorporationMethods and systems for low interfacial oxide contact between barrier and copper metallization
US20080152823A1 (en)*2006-12-202008-06-26Lam Research CorporationSelf-limiting plating method
US7794530B2 (en)*2006-12-222010-09-14Lam Research CorporationElectroless deposition of cobalt alloys
US7521358B2 (en)*2006-12-262009-04-21Lam Research CorporationProcess integration scheme to lower overall dielectric constant in BEoL interconnect structures
US8058164B2 (en)*2007-06-042011-11-15Lam Research CorporationMethods of fabricating electronic devices using direct copper plating
US8673769B2 (en)*2007-06-202014-03-18Lam Research CorporationMethods and apparatuses for three dimensional integrated circuits
JP4971078B2 (en)*2007-08-302012-07-11東京応化工業株式会社 Surface treatment equipment
US9177917B2 (en)2010-08-202015-11-03Micron Technology, Inc.Semiconductor constructions
US10157729B2 (en)2012-02-222018-12-18Lam Research CorporationSoft pulsing
US8796853B2 (en)*2012-02-242014-08-05International Business Machines CorporationMetallic capped interconnect structure with high electromigration resistance and low resistivity
US9865501B2 (en)2013-03-062018-01-09Lam Research CorporationMethod and apparatus for remote plasma treatment for reducing metal oxides on a metal seed layer
US9460894B2 (en)2013-06-282016-10-04Lam Research CorporationControlling ion energy within a plasma chamber
US20160111342A1 (en)*2014-10-172016-04-21Lam Research CorporationMethod and apparatus for characterizing metal oxide reduction
US20160276156A1 (en)*2015-03-162016-09-22Taiwan Semiconductor Manufacturing Company Ltd.Semiconductor device and manufacturing process thereof
US10276502B2 (en)*2015-03-272019-04-30Mitsubishi Electric CorporationSemiconductor device and method for manufacturing same
US9728485B1 (en)*2016-02-052017-08-08Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device with interconnect structure having catalys layer
US9711397B1 (en)*2016-03-182017-07-18Applied Materials, Inc.Cobalt resistance recovery by hydrogen anneal
US10312141B2 (en)*2016-08-162019-06-04Northrop Grumman Systems CorporationPreclean methodology for superconductor interconnect fabrication
US10608159B2 (en)2016-11-152020-03-31Northrop Grumman Systems CorporationMethod of making a superconductor device
US10443146B2 (en)2017-03-302019-10-15Lam Research CorporationMonitoring surface oxide on seed layers during electroplating
US10276504B2 (en)2017-05-172019-04-30Northrop Grumman Systems CorporationPreclean and deposition methodology for superconductor interconnects
US10770314B2 (en)*2017-05-312020-09-08Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device, tool, and method of manufacturing
US10763419B2 (en)2017-06-022020-09-01Northrop Grumman Systems CorporationDeposition methodology for superconductor interconnects
US10731250B2 (en)*2017-06-062020-08-04Lam Research CorporationDepositing ruthenium layers in interconnect metallization
US10163695B1 (en)*2017-06-272018-12-25Lam Research CorporationSelf-forming barrier process
TWI722301B (en)*2017-07-182021-03-21美商應用材料股份有限公司Methods for depositing blocking layers on metal material surfaces
TWI799494B (en)*2018-01-192023-04-21荷蘭商Asm 智慧財產控股公司Deposition method
CN110459479B (en)*2018-05-072021-07-13北京北方华创微电子装备有限公司Barrier layer deposition method, bottom metal film of gold bump and preparation method thereof
US10643889B2 (en)2018-08-062020-05-05Lam Rasearch CorporationPre-treatment method to improve selectivity in a selective deposition process
US10985059B2 (en)2018-11-012021-04-20Northrop Grumman Systems CorporationPreclean and dielectric deposition methodology for superconductor interconnect fabrication
KR102770334B1 (en)2019-09-252025-02-18삼성전자주식회사Semiconductor device and method for fabricating thereof
US11810857B2 (en)2020-08-252023-11-07Taiwan Semiconductor Manufacturing Co., Ltd.Via for semiconductor device and method
FR3114444B1 (en)*2020-09-212022-09-30Commissariat Energie Atomique Bifunctionally routed chip and associated manufacturing method
CN112750763A (en)*2021-01-222021-05-04上海华虹宏力半导体制造有限公司Method for reducing contact resistance of through hole
CN114703461B (en)*2022-04-122024-03-15浙江水晶光电科技股份有限公司Compound film and preparation method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6017820A (en)*1998-07-172000-01-25Cutek Research, Inc.Integrated vacuum and plating cluster system
US20040229449A1 (en)*2000-04-252004-11-18Biberger Maximilian A.Method of depositing metal film and metal deposition cluster tool including supercritical drying/cleaning module
US20070274810A1 (en)*2006-05-262007-11-29Holtkamp William HLinearly distributed semiconductor workpiece processing tool

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4452643A (en)*1983-01-121984-06-05Halliburton CompanyMethod of removing copper and copper oxide from a ferrous metal surface
US4949671A (en)*1985-10-241990-08-21Texas Instruments IncorporatedProcessing apparatus and method
JP3192431B2 (en)*1996-06-032001-07-30英夫 本間 Electroless copper plating solution and electroless copper plating method
US6194317B1 (en)*1998-04-302001-02-273M Innovative Properties CompanyMethod of planarizing the upper surface of a semiconductor wafer
US6042623A (en)*1998-01-122000-03-28Tokyo Electron LimitedTwo-wafer loadlock wafer processing apparatus and loading and unloading method therefor
US6297147B1 (en)*1998-06-052001-10-02Applied Materials, Inc.Plasma treatment for ex-situ contact fill
US6232248B1 (en)*1998-07-032001-05-15Tokyo Electron LimitedSingle-substrate-heat-processing method for performing reformation and crystallization
US6165894A (en)*1998-07-092000-12-26Advanced Micro Devices, Inc.Method of reliably capping copper interconnects
US6127282A (en)*1998-11-122000-10-03Advanced Micro Devices, Inc.Method for removing copper residue from surfaces of a semiconductor wafer
US20010049181A1 (en)*1998-11-172001-12-06Sudha RathiPlasma treatment for cooper oxide reduction
US6362089B1 (en)*1999-04-192002-03-26Motorola, Inc.Method for processing a semiconductor substrate having a copper surface disposed thereon and structure formed
US6194307B1 (en)*1999-04-262001-02-27Taiwan Semiconductor Manufacturing CompanyElimination of copper line damages for damascene process
US6239006B1 (en)*1999-07-092001-05-29Advanced Micro Devices, Inc.Native oxide removal with fluorinated chemistry before cobalt silicide formation
US6225223B1 (en)*1999-08-162001-05-01Taiwan Semiconductor Manufacturing CompanyMethod to eliminate dishing of copper interconnects
US6734559B1 (en)*1999-09-172004-05-11Advanced Micro Devices, Inc.Self-aligned semiconductor interconnect barrier and manufacturing method therefor
US6365516B1 (en)*2000-01-142002-04-02Advanced Micro Devices, Inc.Advanced cobalt silicidation with in-situ hydrogen plasma clean
US6645550B1 (en)*2000-06-222003-11-11Applied Materials, Inc.Method of treating a substrate
JP3707394B2 (en)*2001-04-062005-10-19ソニー株式会社 Electroless plating method
US20030027427A1 (en)*2001-08-062003-02-06Applied Materials, Inc.Integrated system for oxide etching and metal liner deposition
US7049226B2 (en)*2001-09-262006-05-23Applied Materials, Inc.Integration of ALD tantalum nitride for copper metallization
US20030119692A1 (en)*2001-12-072003-06-26So Joseph K.Copper polishing cleaning solution
US6843852B2 (en)*2002-01-162005-01-18Intel CorporationApparatus and method for electroless spray deposition
US7521089B2 (en)*2002-06-132009-04-21Tokyo Electron LimitedMethod and apparatus for controlling the movement of CVD reaction byproduct gases to adjacent process chambers
US6875693B1 (en)*2003-03-262005-04-05Lsi Logic CorporationVia and metal line interface capable of reducing the incidence of electro-migration induced voids
US7413983B2 (en)*2003-06-132008-08-19Ebara CorporationPlating method including pretreatment of a surface of a base metal
US7211508B2 (en)*2003-06-182007-05-01Applied Materials, Inc.Atomic layer deposition of tantalum based barrier materials
US20050048768A1 (en)*2003-08-262005-03-03Hiroaki InoueApparatus and method for forming interconnects
US7585371B2 (en)*2004-04-082009-09-08Micron Technology, Inc.Substrate susceptors for receiving semiconductor substrates to be deposited upon
US20070037389A1 (en)*2005-08-112007-02-15Shu-Jen ChenMethod for electroless plating metal cap barrier on copper
JP2007051346A (en)*2005-08-182007-03-01Ebara CorpElectroless plating apparatus and plating solution
US7387962B2 (en)*2005-10-172008-06-17Samsung Electronics Co., LtdPhysical vapor deposition methods for forming hydrogen-stuffed trench liners for copper-based metallization

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6017820A (en)*1998-07-172000-01-25Cutek Research, Inc.Integrated vacuum and plating cluster system
US20040229449A1 (en)*2000-04-252004-11-18Biberger Maximilian A.Method of depositing metal film and metal deposition cluster tool including supercritical drying/cleaning module
US20070274810A1 (en)*2006-05-262007-11-29Holtkamp William HLinearly distributed semiconductor workpiece processing tool

Cited By (31)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20100037916A1 (en)*2006-11-302010-02-18Yasumasa IwataTreatment device, treatment method, and surface treatment jig
US9129999B2 (en)2006-11-302015-09-08Tokyo Ohka Kogyo Co., Ltd.Treatment device, treatment method, and surface treatment jig
US20110101529A1 (en)*2009-10-292011-05-05Taiwan Semiconductor Manufacturing Company, Ltd.Barrier layer for copper interconnect
US8653663B2 (en)*2009-10-292014-02-18Taiwan Semiconductor Manufacturing Company, Ltd.Barrier layer for copper interconnect
US9112004B2 (en)2009-10-292015-08-18Taiwan Semiconductor Manufacturing Company, Ltd.Barrier layer for copper interconnect
US9034756B2 (en)*2012-07-262015-05-19Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit interconnects and methods of making same
US20140027908A1 (en)*2012-07-262014-01-30Taiwan Semiconductor Manufacturing Company, Ltd.Integrated Circuit Interconnects and Methods of Making Same
US9490205B2 (en)2012-07-262016-11-08Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit interconnects and methods of making same
US9159666B2 (en)2012-07-312015-10-13Taiwan Semiconductor Manufacturing Company, Ltd.Device and method for reducing contact resistance of a metal
US10276431B2 (en)2012-07-312019-04-30Taiwan Semiconductor Manufacturing Company, Ltd.Device and method for reducing contact resistance of a metal
US11177168B2 (en)2012-07-312021-11-16Taiwan Semiconductor Manufacturing Company, Ltd.Device and method for reducing contact resistance of a metal
US9892963B2 (en)2012-07-312018-02-13Taiwan Semiconductor Manufacturing Company, Ltd.Device and method for reducing contact resistance of a metal
US8736056B2 (en)*2012-07-312014-05-27Taiwan Semiconductor Manufacturing Company, Ltd.Device for reducing contact resistance of a metal
US10453746B2 (en)2012-12-212019-10-22Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US9054161B2 (en)2012-12-212015-06-09Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US10930552B2 (en)2012-12-212021-02-23Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US9947583B2 (en)2012-12-212018-04-17Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US9570347B2 (en)2012-12-212017-02-14Taiwan Semiconductor Manufacturing Company, Ltd.Method of semiconductor integrated circuit fabrication
US8846529B2 (en)2013-01-102014-09-30International Business Machines CorporationElectroless plating of cobalt alloys for on chip inductors
US8956975B2 (en)2013-02-282015-02-17International Business Machines CorporationElectroless plated material formed directly on metal
US9837310B2 (en)*2013-03-122017-12-05Taiwan Semiconductor Manufacturing Company, Ltd.Method of manufacturing a semiconductor device
US20150132947A1 (en)*2013-03-122015-05-14Taiwan Semiconductor Manufacturing Company, Ltd.Method of manufacturing a semiconductor device
US9824918B2 (en)*2013-07-232017-11-21Semiconductor Manufacturing International (Shanghai) CorporationMethod for electromigration and adhesion using two selective deposition
US20150028483A1 (en)*2013-07-232015-01-29Semiconductor Manufacturing International (Shanghai) CorporationNovel method for electromigration and adhesion using two selective deposition
CN105378907A (en)*2013-07-242016-03-02应用材料公司Cobalt substrate processing systems, apparatus, and methods
WO2015013266A1 (en)*2013-07-242015-01-29Applied Materials, IncCobalt substrate processing systems, apparatus, and methods
US20150206798A1 (en)*2014-01-172015-07-23Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect Structure And Method of Forming
US9177858B1 (en)*2014-05-082015-11-03GlobalFoundries, Inc.Methods for fabricating integrated circuits including barrier layers for interconnect structures
US10170425B2 (en)*2014-11-122019-01-01International Business Machines CorporationMicrostructure of metal interconnect layer
KR20180003447A (en)*2016-06-302018-01-09램 리써치 코포레이션Dual damascene fill
KR102455123B1 (en)2016-06-302022-10-14램 리써치 코포레이션Dual damascene fill

Also Published As

Publication numberPublication date
CN101548030B (en)2012-10-03
CN101548030A (en)2009-09-30
US8241701B2 (en)2012-08-14
US20150214093A1 (en)2015-07-30
US20070292603A1 (en)2007-12-20

Similar Documents

PublicationPublication DateTitle
US8241701B2 (en)Processes and systems for engineering a barrier surface for copper deposition
US8771804B2 (en)Processes and systems for engineering a copper surface for selective metal deposition
US8747960B2 (en)Processes and systems for engineering a silicon-type surface for selective metal deposition to form a metal silicide
JP5820870B2 (en) Method and integrated system for conditioning a substrate surface for metal deposition
US8916232B2 (en)Method for barrier interface preparation of copper interconnect
US7425506B1 (en)Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films
US7341946B2 (en)Methods for the electrochemical deposition of copper onto a barrier layer of a work piece
US6821909B2 (en)Post rinse to improve selective deposition of electroless cobalt on copper for ULSI application
US20070099422A1 (en)Process for electroless copper deposition
KR101506352B1 (en) Processes and integrated systems for processing substrate surfaces for metal deposition
US8133812B2 (en)Methods and systems for barrier layer surface passivation
US7799681B2 (en)Method for forming a ruthenium metal cap layer
JP2009514238A (en) Method for selectively depositing a thin film material on a semiconductor junction
US20180144973A1 (en)Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces
KR20090034913A (en) Apparatus for applying plating solution for electroless deposition
US7405157B1 (en)Methods for the electrochemical deposition of copper onto a barrier layer of a work piece
KR20040033260A (en)Method of producing semiconductor device
TWI609095B (en)Methods for manganese nitride integration

Legal Events

DateCodeTitleDescription
STCBInformation on status: application discontinuation

Free format text:ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION


[8]ページ先頭

©2009-2025 Movatter.jp