Movatterモバイル変換


[0]ホーム

URL:


US20120166706A1 - Data management method, memory controller and embedded memory storage apparatus using the same - Google Patents

Data management method, memory controller and embedded memory storage apparatus using the same
Download PDF

Info

Publication number
US20120166706A1
US20120166706A1US13/089,325US201113089325AUS2012166706A1US 20120166706 A1US20120166706 A1US 20120166706A1US 201113089325 AUS201113089325 AUS 201113089325AUS 2012166706 A1US2012166706 A1US 2012166706A1
Authority
US
United States
Prior art keywords
status
indication unit
physical pages
state indication
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/089,325
Other versions
US9552287B2 (en
Inventor
Khein-Seng Pua
Jiunn-Yeong Yang
Kim-Hon Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Phison Electronics Corp
Original Assignee
Phison Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phison Electronics CorpfiledCriticalPhison Electronics Corp
Assigned to PHISON ELECTRONICS CORP.reassignmentPHISON ELECTRONICS CORP.ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: PUA, KHEIN-SENG, YANG, JIUNN-YEONG, WONG, KIM-HON
Publication of US20120166706A1publicationCriticalpatent/US20120166706A1/en
Application grantedgrantedCritical
Publication of US9552287B2publicationCriticalpatent/US9552287B2/en
Activelegal-statusCriticalCurrent
Adjusted expirationlegal-statusCritical

Links

Images

Classifications

Definitions

Landscapes

Abstract

A data management method, a memory controller and an embedded memory storage apparatus are provided. The embedded memory storage apparatus has a plurality of physical blocks and each of the physical blocks has fast physical pages and slow physical pages. The method includes detecting a status of a state indication unit. The method further includes automatically reading data stored in the embedded memory storage apparatus, using the fast and slow physical pages of the embedded memory storage apparatus to re-store the data and marking status of the state indication unit as a second status when the status of the state indication unit is a first status. Accordingly, the storage space of the embedded memory storage apparatus can be efficiently used.

Description

Claims (31)

1. A data management method for an embedded memory storage apparatus, wherein the embedded memory storage apparatus has a plurality of physical blocks and each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages, the management method comprising:
detecting a status of a state indication unit, wherein the status of the state indication unit is marked as a first status when only at least a portion of the fast physical pages is used to store data, and the status of the state indication unit is marked as a second status when at least a portion of the slow physical page is used to store the data; and
when the status of the state indication unit is marked as the first status, automatically reading the data and using both at least a portion of the fast physical pages and at least a portion of slow physical pages to re-store the data and marking the status of the state as the second status.
4. A memory controller for managing a rewritable non-volatile memory module of an embedded memory storage apparatus, wherein the rewritable non-volatile memory module has a plurality of physical blocks and each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages, the memory controller comprising:
a host interface, configured to couple to a host system;
a memory interface, configured to couple to the rewritable non-volatile memory module; and
a memory management circuit, coupled to the host interface and the memory interface,
wherein the memory management circuit is configure to detect a status of a state indication unit, wherein, the status of the state indication unit is marked as a first status when only at least a portion of the fast physical pages is used to store data,
wherein when the status of the state indication unit is marked as the first status, the memory manager circuit automatically reads the data, uses both at least a portion of the fast physical pages and at least of a portion of the slow physical pages to re-store the data and marks the status of the state as the second status.
7. An embedded memory storage apparatus, comprising:
a connector, configured to couple to a host system;
a rewritable non-volatile memory module, having a plurality of physical blocks, wherein each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages; and
a memory controller, coupled to the connector and the rewritable non-volatile memory module,
wherein the memory controller is configure to detect a status of a state indication unit, wherein, the status of the state indication unit is marked as a first status only when at least a portion of the fast physical pages is used to store data,
when the status of the state indication unit is marked as the first status, the memory controller automatically reads the data, uses both at least a portion of the fast physical pages and at least a portion of the slow physical pages to re-store the data and marks the status of the state as the second status.
10. A data management method for an embedded memory storage apparatus, wherein the embedded memory storage apparatus has a plurality of physical blocks and each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages, the data management method comprising:
a burning step, configured to only use the fast physical pages of the embedded memory storage apparatus to store predetermined data and mark a status of a state indication unit as a first status, wherein the state indication unit is stored in the embedded memory storage apparatus; and
a re-storing step, configured to use the fast physical pages and the slow physical pages of the embedded memory storage apparatus to re-store the predetermined data and mark the status of the state indication unit as a second status.
18. A memory controller for managing a rewritable non-volatile memory module of an embedded memory storage apparatus, wherein the rewritable non-volatile memory module has a plurality of physical blocks and each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages, the memory controller comprising:
a host interface, configured to couple to a host system;
a memory interface, configured to couple to the rewritable non-volatile memory module; and
a memory manager circuit, coupled to the host interface and the memory interface, wherein the memory manager circuit is configured to only use the fast physical pages to store predetermined data and mark a status of a state indication unit as a first state,
wherein the memory manager circuit is further configured to use the fast physical pages and the slow physical pages to re-store the predetermined data and mark the status of the state indication unit as a second status,
wherein the memory manager circuit stores the state indication unit in the rewritable non-volatile memory module.
25. An embedded memory storage apparatus, comprising:
a connector, configured to couple to a host system;
a rewritable non-volatile memory module, having a plurality of physical blocks, and each of the physical blocks has a plurality of fast physical pages and a plurality of slow physical pages; and
a memory controller, coupled to the connector and the rewritable non-volatile memory module,
wherein the memory controller is configured to only use the fast physical pages to store predetermined data and mark a status of a state indication unit as a first status,
wherein the memory controller is further configured to use the fast physical pages and the slow physical pages to re-store the predetermined data and mark the status of the state indication unit as a second status,
wherein the memory controller stores the state indication unit in the rewritable non-volatile memory module.
US13/089,3252010-12-242011-04-19Data management method, memory controller and embedded memory storage apparatus using the sameActive2032-11-01US9552287B2 (en)

Applications Claiming Priority (3)

Application NumberPriority DateFiling DateTitle
TW99145897A2010-12-24
TW099145897ATWI420313B (en)2010-12-242010-12-24Data management method, memory controller and embedded memory storage apparatus using the same
TW991458972010-12-24

Publications (2)

Publication NumberPublication Date
US20120166706A1true US20120166706A1 (en)2012-06-28
US9552287B2 US9552287B2 (en)2017-01-24

Family

ID=46318441

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US13/089,325Active2032-11-01US9552287B2 (en)2010-12-242011-04-19Data management method, memory controller and embedded memory storage apparatus using the same

Country Status (2)

CountryLink
US (1)US9552287B2 (en)
TW (1)TWI420313B (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20100017561A1 (en)*2008-07-182010-01-21Xueshi YangSelectively accessing memory
US8762654B1 (en)2008-07-022014-06-24Marvell International Ltd.Selectively scheduling memory accesses in parallel based on access speeds of memory
US8938581B2 (en)2013-03-152015-01-20Samsung Electronics Co., Ltd.Nonvolatile storage device and operating system (OS) image program method thereof
US20160034343A1 (en)*2014-07-302016-02-04Phison Electronics Corp.Data storing method, memory control circuit unit and memory storage device
US20160147464A1 (en)*2014-11-252016-05-26Macronix International Co., Ltd.Memory orprating method and memory device using the same
US9507666B2 (en)2014-01-062016-11-29Via Technologies, Inc.Memory chips and data protection methods
CN114974333A (en)*2022-07-282022-08-30深圳佰维存储科技股份有限公司EMMC data protection method and device, readable storage medium and electronic equipment
TWI858764B (en)*2023-06-092024-10-11英業達股份有限公司A detection system and detection method for a dram memory module of a processing system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
TWI640867B (en)2017-05-022018-11-11慧榮科技股份有限公司Data storage device and operating method therefor

Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20030093612A1 (en)*2001-11-152003-05-15Mitsubishi Denki Kabushiki KaishaMicrocomputer
US7017038B1 (en)*2002-08-262006-03-21Network Equipment Technologies, Inc.Method and system to provide first boot to a CPU system
US20070206421A1 (en)*2006-03-032007-09-06Nima MokhlesiRead operation for non-volatile storage with compensation for coupling
US20070260817A1 (en)*2006-05-042007-11-08Micron Technology, Inc.Method for reading a multilevel cell in a non-volatile memory device
US20100017561A1 (en)*2008-07-182010-01-21Xueshi YangSelectively accessing memory
US20100169547A1 (en)*2008-12-252010-07-01Silicon Motion, Inc.Method for preventing data loss during solder reflow process and memory device using the same
US20110075482A1 (en)*2009-09-292011-03-31Zac ShepardMaintaining integrity of preloaded content in non-volatile memory during surface mounting

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
TW200630881A (en)*2005-02-232006-09-01Chung Shan Inst Of ScienceDevice and method for updating embedded system software and parameters

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20030093612A1 (en)*2001-11-152003-05-15Mitsubishi Denki Kabushiki KaishaMicrocomputer
US7017038B1 (en)*2002-08-262006-03-21Network Equipment Technologies, Inc.Method and system to provide first boot to a CPU system
US20070206421A1 (en)*2006-03-032007-09-06Nima MokhlesiRead operation for non-volatile storage with compensation for coupling
US20070260817A1 (en)*2006-05-042007-11-08Micron Technology, Inc.Method for reading a multilevel cell in a non-volatile memory device
US20100017561A1 (en)*2008-07-182010-01-21Xueshi YangSelectively accessing memory
US20100169547A1 (en)*2008-12-252010-07-01Silicon Motion, Inc.Method for preventing data loss during solder reflow process and memory device using the same
US20110075482A1 (en)*2009-09-292011-03-31Zac ShepardMaintaining integrity of preloaded content in non-volatile memory during surface mounting

Cited By (17)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US8762654B1 (en)2008-07-022014-06-24Marvell International Ltd.Selectively scheduling memory accesses in parallel based on access speeds of memory
US9547444B1 (en)2008-07-022017-01-17Marvell International Ltd.Selectively scheduling memory accesses in parallel based on access speeds of memory
US9542312B2 (en)2008-07-182017-01-10Marvell World Trade Ltd.Selectively programming data in multi-level cell memory
US8706951B2 (en)2008-07-182014-04-22Marvell World Trade Ltd.Selectively accessing faster or slower multi-level cell memory
US20100017561A1 (en)*2008-07-182010-01-21Xueshi YangSelectively accessing memory
US9164682B2 (en)2013-03-152015-10-20Samsung Electronics Co., Ltd.Nonvolatile storage device and operating system (OS) image program method thereof
US9280462B2 (en)2013-03-152016-03-08Samsung Electronics Co., Ltd.Nonvolatile storage device and operating system (OS) image program method thereof
US9529541B2 (en)2013-03-152016-12-27Samsung Electronics Co., Ltd.Nonvolatile storage device and operating system (OS) image program method thereof
US8938581B2 (en)2013-03-152015-01-20Samsung Electronics Co., Ltd.Nonvolatile storage device and operating system (OS) image program method thereof
US9507666B2 (en)2014-01-062016-11-29Via Technologies, Inc.Memory chips and data protection methods
US10120597B2 (en)2014-01-062018-11-06Via Technologies, Inc.Memory chips and data protection methods
US9436547B2 (en)*2014-07-302016-09-06Phison Electronics Corp.Data storing method, memory control circuit unit and memory storage device
US20160034343A1 (en)*2014-07-302016-02-04Phison Electronics Corp.Data storing method, memory control circuit unit and memory storage device
US20160147464A1 (en)*2014-11-252016-05-26Macronix International Co., Ltd.Memory orprating method and memory device using the same
US9740602B2 (en)*2014-11-252017-08-22Macronix International Co., Ltd.Memory orprating method and memory device using the same
CN114974333A (en)*2022-07-282022-08-30深圳佰维存储科技股份有限公司EMMC data protection method and device, readable storage medium and electronic equipment
TWI858764B (en)*2023-06-092024-10-11英業達股份有限公司A detection system and detection method for a dram memory module of a processing system

Also Published As

Publication numberPublication date
TWI420313B (en)2013-12-21
US9552287B2 (en)2017-01-24
TW201227304A (en)2012-07-01

Similar Documents

PublicationPublication DateTitle
US9552287B2 (en)Data management method, memory controller and embedded memory storage apparatus using the same
US9268687B2 (en)Data writing method, memory control circuit unit and memory storage apparatus
US9043536B2 (en)Method of recording mapping information, and memory controller and memory storage apparatus using the same
US8892814B2 (en)Data storing method, and memory controller and memory storage apparatus using the same
US9213629B2 (en)Block management method, memory controller and memory stoarge apparatus
US8589619B2 (en)Data writing method, memory controller, and memory storage apparatus
US9176865B2 (en)Data writing method, memory controller, and memory storage device
US9519436B1 (en)Memory erasing method, memory controller, and memory storage apparatus
US8837217B2 (en)Memory storage apparatus, and memory controller and power control method
US8832527B2 (en)Method of storing system data, and memory controller and memory storage apparatus using the same
US8423838B2 (en)Block management method, memory controller, and memory storage apparatus
US9619380B2 (en)Data writing method, memory control circuit unit and memory storage apparatus
TWI486765B (en)Memory management method, memory controller and memory storage device using the same
US9063888B2 (en)Program code loading and accessing method, memory controller, and memory storage apparatus
US8943264B2 (en)Data storing method, and memory controller and memory storage apparatus using the same
US9778862B2 (en)Data storing method for preventing data losing during flush operation, memory control circuit unit and memory storage apparatus
US20140089566A1 (en)Data storing method, and memory controller and memory storage apparatus using the same
US8762685B2 (en)Data writing method, memory controller and memory storage apparatus
US8417909B2 (en)Block management and data writing method, and flash memory storage system and controller using the same
CN102591738B (en) Data management method, memory controller and embedded memory storage device
US20090182932A1 (en)Method for managing flash memory blocks and controller using the same
US8832358B2 (en)Data writing method, memory controller and memory storage apparatus
US10782901B2 (en)Method for performing initialization in a memory device, associated memory device and controller thereof, and associated electronic device
TWI512623B (en)Method of enabling sleep mode, memory control circuit unit and storage apparatus

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:PHISON ELECTRONICS CORP., TAIWAN

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PUA, KHEIN-SENG;YANG, JIUNN-YEONG;WONG, KIM-HON;SIGNING DATES FROM 20110328 TO 20110401;REEL/FRAME:026160/0288

STCFInformation on status: patent grant

Free format text:PATENTED CASE

MAFPMaintenance fee payment

Free format text:PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment:4

MAFPMaintenance fee payment

Free format text:PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment:8


[8]ページ先頭

©2009-2025 Movatter.jp