US20120146206A1 - Pin attachment - Google Patents
Pin attachmentDownload PDFInfo
- Publication number
- US20120146206A1 US20120146206A1US12/966,225US96622510AUS2012146206A1US 20120146206 A1US20120146206 A1US 20120146206A1US 96622510 AUS96622510 AUS 96622510AUS 2012146206 A1US2012146206 A1US 2012146206A1
- Authority
- US
- United States
- Prior art keywords
- microelectronic
- metal
- elements
- substrate
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/811—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
- H01L2225/1088—Arrangements to limit the height of the assembly
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Microelectronic devicessuch as semiconductor chips typically require many input and output connections to other electronic components.
- the input and output contacts of a semiconductor chip or other comparable deviceare generally disposed in grid-like patterns that substantially cover a surface of the device (commonly referred to as an “area array”) or in elongated rows which may extend parallel to and adjacent each edge of the device's front surface, or in the center of the front surface.
- areas arraycommonly referred to as an “area array”
- devices such as chipsmust be physically mounted on a substrate such as a printed circuit board, and the contacts of the device must be electrically connected to electrically conductive features of the circuit board.
- Semiconductor chipsare commonly provided in packages that facilitate handling of the chip during manufacture and during mounting of the chip on an external substrate such as a circuit board or other circuit panel.
- semiconductor chipsare provided in packages suitable for surface mounting.
- Numerous packages of this general typehave been proposed for various applications.
- Most commonly, such packagesinclude a dielectric element, commonly referred to as a “chip carrier” with terminals formed as plated or etched metallic structures on the dielectric. These terminals typically are connected to the contacts of the chip itself by features such as thin traces extending along the chip carrier itself and by fine leads or wires extending between the contacts of the chip and the terminals or traces.
- the packageIn a surface mounting operation, the package is placed onto a circuit board so that each terminal on the package is aligned with a corresponding contact pad on the circuit board. Solder or other bonding material is provided between the terminals and the contact pads.
- the packagecan be permanently bonded in place by heating the assembly so as to melt or “reflow” the solder or otherwise activate the bonding material.
- solder massesin the form of solder balls, typically about 0.1 mm and about 0.8 mm (5 and 30 mils) in diameter, attached to the terminals of the package.
- a package having an array of solder balls projecting from its bottom surfaceis commonly referred to as a ball grid array or “BGA” package.
- Other packages, referred to as land grid array or “LGA” packagesare secured to the substrate by thin layers or lands formed from solder.
- Packages of this typecan be quite compact.
- Certain packages, commonly referred to as “chip scale packages,”occupy an area of the circuit board equal to, or only slightly larger than, the area of the device incorporated in the package. This is advantageous in that it reduces the overall size of the assembly and permits the use of short interconnections between various devices on the substrate, which in turn limits signal propagation time between devices and thus facilitates operation of the assembly at high speeds.
- Packaged semiconductor chipsare often provided in “stacked” arrangements, wherein one package is provided, for example, on a circuit board, and another package is mounted on top of the first package. These arrangements can allow a number of different chips to be mounted within a single footprint on a circuit board and can further facilitate high-speed operation by providing a short interconnection between packages. Often, this interconnect distance is only slightly larger than the thickness of the chip itself. For interconnection to be achieved within a stack of chip packages, it is necessary to provide structures for mechanical and electrical connection on both sides of each package (except for the topmost package). This has been done, for example, by providing contact pads or lands on both sides of the substrate to which the chip is mounted, the pads being connected through the substrate by conductive vias or the like.
- solder balls or the likehave been used to bridge the gap between the contacts on the top of a lower substrate to the contacts on the bottom of the next higher substrate.
- the solder ballsmust be higher than the height of the chip in order to connect the contacts. Examples of stacked chip arrangements and interconnect structures are provided in U.S. Patent App. Pub. No. 2010/0232129 (“the '129 Publication”), the disclosure of which is incorporated by reference herein in its entirety.
- Microcontact elements in the form of elongated posts or pinsmay be used to connect microelectronic packages to circuit boards and for other connections in microelectronic packaging.
- microcontactshave been formed by etching a metallic structure including one or more metallic layers to form the microcontacts. The etching process limits the size of the microcontacts.
- Conventional etching processestypically cannot form microcontacts with a large ratio of height to maximum width, referred to herein as “aspect ratio”. It has been difficult or impossible to form arrays of microcontacts with appreciable height and very small pitch or spacing between adjacent microcontacts.
- the configurations of the microcontacts formed by conventional etching processesare limited.
- the microelectronic packageincludes a substrate having a first region and a second region and further having a first surface and a second surface remote from the first surface. At least one microelectronic element overlies the first region on the first surface. First electrically conductive elements are exposed at one of the first surface and the second surface of the substrate within the second region with at least some of the first conductive elements electrically connected to the at least one microelectronic element. Substantially rigid metal elements overlie the first conductive elements and have end surfaces remote therefrom.
- a bond metaljoins the metal elements with the first conductive elements, and a molded dielectric layer overlies at least the second region of the substrate and has a surface remote from the substrate. The end surfaces of the metal elements are at least partially exposed at the surface of the molded dielectric layer.
- At least some of the first conductive elementscan be exposed at the second surface of the substrate within the second region. Further, the molded dielectric layer can overlie at least the second surface of the substrate. Additionally or alternatively, the first conductive elements can be exposed at the first surface of the substrate within the second region and the molded dielectric layer can overlie at least the first surface of the substrate. Such an embodiment can further include second conductive elements exposed at the second surface of the substrate and electrically connected with at least some of the first conductive elements. In various embodiments, the molded dielectric layer can further overlie the microelectronic element. Further embodiments are possible that include an encapsulant layer that is not molded in place of the molded dielectric layer.
- a first one of the metal elementscan be adapted for carrying a first signal electric potential and a second one of the metal elements can be adapted for simultaneously carrying a second electric potential.
- the second electric potentialcan be different from said first signal electric potential.
- the molded dielectric layercan be formed in different regions wherein respective major surfaces thereof have different heights above the substrate. These regions can correspond to the first and second regions of the substrate.
- the end surfaces of the metal elementscan be coplanar with the surface of the molded dielectric layer or can be positioned above the surface or below the surface with holes in the molded dielectric layer that expose the ends.
- a redistribution layer including conductive padscan be formed on the surface of the molded dielectric layer.
- the metal elements of the microelectronic packagecan taper from greater widths at the end surfaces in a direction towards the first conductive elements.
- the metal elementscan further have surfaces of revolution about an axis, which can include a frustroconical shape or a cylindrical shape.
- the microelectronic packagecan be structured such that the height of the metal elements extends through at least 60% of the thickness of the molded dielectric layer.
- the height of the bond metalcan extend through at least 60% of the thickness of the molded dielectric layer.
- a microelectronic package according to various embodiments of the present inventioncan be included in a microelectronic assembly that further includes a second microelectronic package.
- the second microelectronic packagecan include an outer surface having a plurality of connection elements exposed at a surface thereof and a microelectronic element electrically connected to the connection elements. At least a portion of the outer surface of the second microelectronic package can overlie at least a portion of the surface of the molded dielectric layer and the connection elements of the second microelectronic package can be electrically and mechanically connected to the end surfaces of the conductive projections of the first microelectronic package.
- a further embodiment of the present inventionrelates to a method for making a microelectronic package that includes providing a microelectronic assembly having a first substrate.
- the first substrateincludes a first surface with a plurality of electrically conductive elements exposed thereon, a carrier having a second surface spaced apart from the first surface of the substrate, and a plurality of substantially rigid metal elements extending from the carrier and joined to the conductive elements.
- the methodfurther includes removing the carrier from the microelectronic assembly, thereby exposing contact surfaces of respective ones of the plurality of metal elements remote from the first conductive pads.
- the step of removing the carrierincludes at least one of etching, lapping or peeling the carrier.
- a dielectric materialcan be injected between the first and second surfaces and around the conductive projections, prior to removing the carrier, to form a molded dielectric layer.
- the microelectronic subassemblycan be formed from a first subassembly including the first substrate and the conductive elements and a second subassembly including the carrier and the metal elements.
- the metal elementscan have first surfaces remote from the second surface and that are exposed prior to attaching the first surfaces of the metal elements to the conductive elements of the second subassembly.
- the metal elementscan be attached, by at least the first surfaces thereof, to the conductive pads of the second assembly by forming a plurality of masses of bonding metal that are affixed to the first surfaces of the conductive projections and to respective ones of the conductive elements such that at least a portion of the bonding metal is disposed between the first surfaces and the conductive elements.
- the microelectronic assemblyfurther includes a microelectronic element that can be affixed on the substrate and electronically connected to at least some of the conductive elements.
- the microelectronic elementcan be affixed on the first substrate prior to the step of removing the carrier or thereafter.
- the first surface of the first substratecan include first and second regions, the conductive elements being exposed at the first surface within the first region and the microelectronic element being attached on the first surface within the second region.
- a dielectric layercan be molded over the first and second regions of the first surface and at least a portion of said microelectronic element. This can be done such that the molded dielectric layer includes an outer surface, and the contact surfaces of the metal elements can be exposed at the outer surface of the molded dielectric layer.
- the molded dielectric layercan further be formed in a first dielectric layer portion and a second dielectric layer portion by the steps of that are formed over the different regions thereof. Further, the portions of the molded dielectric layer over the first and second regions can be molded having different respective heights.
- the first subassemblycan be formed including the steps of affixing a rigid metal layer to the second surface, depositing masses of a bonding metal along selected portions of the rigid metal layer such that first surfaces are defined on the masses of the bonding metal, and removing areas of the rigid metal layer outside of the selected portions thereof.
- a mask layercan be deposited over the rigid metal layer, such that the mask layer has a plurality of openings therethrough that expose the selected portions of the metal layer.
- the step of depositing the masses of the bonding metalcan include depositing the masses within the openings.
- the mask layercan act as at least a portion of an encapsulant layer formed after the step of transferring the conductive projections.
- any one of the embodiments discussedcan be used in a system including the microelectronic assembly and one or more other electronic components electrically connected to the assembly.
- the systemcan further include a housing within which the microelectronic assembly and the other electronic components are mounted.
- FIG. 1shows a microelectronic assembly according to an embodiment of the present invention
- FIG. 2shows the microelectronic assembly of FIG. 1 connected to a second microelectronic assembly in a stacked relationship therewith;
- FIG. 3shows a variation of a microelectronic assembly according to an alternative embodiment
- FIG. 4shows a further variation of a microelectronic assembly according to an alternative embodiment
- FIG. 5shows a further variation of a microelectronic assembly according to an alternative embodiment affixed to another microelectronic assembly in a stacked relationship therewith;
- FIG. 6shows a further variation of a microelectronic assembly according to an alternative embodiment
- FIG. 7shows a further variation of a microelectronic assembly according to an alternative embodiment
- FIG. 8shows a further variation of a microelectronic assembly according to an alternative embodiment affixed to another microelectronic assembly in a stacked relationship therewith;
- FIG. 9shows a further variation of a microelectronic assembly according to an alternative embodiment
- FIGS. 10-13show successive steps used in a method for forming a microelectronic assembly such as that shown in FIG. 1 ;
- FIGS. 14-16show successive steps used in a method for forming a microelectronic assembly such as that shown in FIG. 7 ;
- FIGS. 17-22show successive steps used in an alternative method for forming a microelectronic assembly such as that shown in FIG. 7 ;
- FIGS. 23-25show successive steps used in a further alternative method for forming a microelectronic assembly such as that shown in FIG. 7 ;
- FIG. 26shows a system including a microelectronic assembly according to the embodiment shown in FIG. 1 .
- FIG. 1a microelectronic assembly according to an embodiment of the present invention.
- the embodiment of FIG. 1is a microelectronic assembly in the form of a packaged microelectronic element such as a semiconductor chip assembly that is used in computer or other electronic applications.
- the microelectronic assembly 10 of FIG. 1includes a substrate 20 having a first surface 22 and a second surface 24 .
- the substrateis generally in the form of a dielectric wafer material that forms a substantially flat, thin sheet.
- the substrateis preferably formed from silicon or other dielectric materials understood in the art to be acceptable for the applications described herein in the semiconductor chip arts.
- the first surface 20 and second surface 22are preferably substantially parallel to each other and are spaced apart at a distance perpendicular to the surfaces 22 , 24 defining the thickness of the substrate 20 .
- the thickness of substrate 20is preferably within a range of generally acceptable thicknesses for the present application as would be understood by a person of ordinary skill in the art upon reading this description.
- the distance between the first surface 22 and the second surface 24is between about 25 and 500 ⁇ m.
- the first surface 22may be described as being positioned “above” second surface 24 .
- Such a description, as well as any other description of the relative position of elements used herein that refers to a vertical or horizontal position of such elementsis made for illustrative purposes only to correspond with the position of the elements within the Figures, and is not limiting.
- substrate 20is considered as divided into a first region 26 and a second region 28 .
- the first region 26lies within the second region and includes a central portion of the substrate 20 and extends outwardly therefrom.
- the second region 28substantially surrounds the first region 26 and extends outwardly therefrom to the outer edges of the substrate 20 .
- no specific characteristic of the substrate itselfphysically divides the two regions; however, the regions are demarked for purposes of discussion herein with respect to treatments or features applied thereto or contained therein.
- a microelectronic element 60is affixed on first surface 22 of substrate 20 within first region 28 .
- Microelectronic element 60can be a semiconductor chip or another comparable device.
- microelectronic element 60can be affixed to first surface 22 in what is known as a conventional or “face-up” fashion.
- wire leads(not shown) can be used to electrically connect microelectronic element 60 to conductive elements 30 exposed at first surface 22 , which may be done by connecting such wire leads to traces (not shown) or other conductive features within substrate 20 that are, in turn, connected to conductive elements 30 .
- a set of first conductive elements 30are exposed at the first surface 22 of substrate 20 .
- “exposed at”indicates that the electrically conductive structure is available for contact with a theoretical point moving in a direction perpendicular to the surface of the dielectric structure toward the surface of the dielectric structure from outside the dielectric structure.
- a terminal or other conductive structure which is exposed at a surface of a dielectric structuremay project from such surface; may be flush with such surface; or may be recessed relative to such surface and exposed through a hole or depression in the dielectric.
- the conductive elements 30can be flat, thin elements forming a first face 32 that is exposed at first surface 22 of substrate 20 .
- conductive elements 30can be in the form of substantially circular pads that may be interconnected between each other or to microelectronic element 60 by traces (not shown).
- Conductive elements 30can be formed at least within second region 28 of substrate 20 . Additionally, in certain embodiments, conductive elements 30 can also be formed within first region 26 .
- Such an arrangementis particularly useful when affixing microelectronic element 60 to substrate 20 in what is known as a “flip-chip” configuration, where contacts on the microelectronic element 60 can be connected to conductive elements 30 within first region 26 by solder bumps (not shown) or the like that are positioned beneath microelectronic element 60 .
- conductive elements 30are formed from a solid metal material such as copper, gold, nickel, or other materials known in the art for such an application, including various alloys including one or more of copper, gold, nickel or combinations thereof.
- conductive elements 30can be interconnected to corresponding second conductive elements 36 , such as conductive pads, exposed at second surface 24 of substrate 20 .
- Such an interconnectioncan be completed using vias 34 formed in substrate 20 that can be lined or filled with conductive metal that can be of the same material as conductive elements 30 and 36 .
- conductive elements 36can be further interconnected by traces on substrate 20 .
- Assembly 10also includes a plurality of substantially rigid metal elements 40 affixed on at least some of conductive elements 30 .
- Metal elements 40can be affixed on conductive elements 30 within first region 26 of substrate 20 .
- Metal elements 40extend away from conductive elements 30 to an end surface 42 spaced above, or otherwise remote, from conductive elements 30 .
- metal elements 40can be affixed on conductive elements 36 that are exposed at second surface 24 . In such an embodiment, metal elements 40 would extend to an end surface 42 below conductive elements 36 .
- Bond metal mass 41is comprised of any conductive material that is known for affixing two rigid or solid metal elements to each other and can be a material having a relatively low melting point (i.e. below about 300° C.) such that it can be melted to achieve such affixing without melting the adjacent solid metal portions or any other components of the microelectronic assembly 10 .
- Bond metal mass 41can include a fusible metal such as solder, tin or indium, or which can be a metal or metal alloy having a melting temperature below 300° C.
- Metal elements 40are can be formed from a material having a relatively high melting point such that it can withstand the melting temperature of the bond metal mass 41 . Further, metal elements 40 can be formed, for example, from a metal known for having reliable conductive properties, which can be copper, gold, nickel or alloys having various mixtures thereof or including other metals.
- Bond metal mass 41is affixed on first face 32 of a corresponding conductive element 30 .
- Metal element 40includes a base 44 remote from end surface 42 and an edge surface 46 extending between base 44 and end surface 42 .
- Base 44 of metal element 40is affixed to bond metal mass 41 .
- Base 44can be spaced apart from face 32 such that bond metal mass 41 is interposed therebetween.
- some of bond metal mass 41may extend upwardly along a portion of the edge surface 46 of metal element 40 .
- bond metal mass 41can be formed as a solder mass on face 32 of a corresponding conductive element 30 with metal element 40 held partially therein.
- bond metal mass 41can extend upwardly along substantially all of edge surface 46 . Still further, some of bond metal mass 41 can wick upwardly along a portion of metal element 40 .
- Metal element 40can be formed such that end surface 42 is at least as wide as base 44 .
- the width of each of base 44 and end surface 42is measured in a dimension perpendicular to a longitudinal axis formed by the metal element 40 . This direction can also be described as being parallel to face 32 or first surface 22 .
- metal element 40is a body of revolution such that base 44 and end surface 42 are substantially circular and such that edge surface 46 is a surface of revolution extending therebetween.
- the width of base 44 and end surface 42are measured as the diameters thereof.
- metal element 40is a truncated cone (a cone that is cut off between the base and the apex thereof such that it has two parallel flat surfaces).
- metal element 40can be a hyperboloid, or a revolved paraboloid, wherein the axis of rotation is outside the apex of the parabola. In any of those embodiments, end surface 44 is wider than base 42 . Further alternative shapes and structures for metal element 40 and for conductive projection 40 in its entirety are contemplated and are discussed further below.
- metal element 40is constructed such that it extends through a majority of the height 48 of package 10 .
- metal element 40can extend through at least 60% of the height 48 .
- metal element 40extends through about 80% to about 90% of height 48 . The percentage of the height through which metal element 40 extends is measured irrespective of any amount of bond metal mass 41 extends along edge surface 46 .
- Microelectronic assembly 10further includes encapsulant layer 50 .
- encapsulant layer 50is formed over the portions of first surface 22 of substrate 20 that are not otherwise covered by or occupied by microelectronic element 60 , or conductive elements 30 .
- encapsulant layer 50is formed over the portions of conductive elements 30 , including face 32 thereof, that are not otherwise covered by metal elements 40 or bond metal masses 41 .
- Encapsulant layer 50can also substantially cover microelectronic element 60 , as well as bond metal mass 41 and edge surface 46 of metal element 40 . End surfaces 42 of metal elements 40 remain exposed at a major surface 52 defined by encapsulant layer 50 .
- encapsulant layer 50can cover all of microelectronic assembly 10 from first surface 22 and above, with the exception of end surfaces 42 .
- Encapsulant layer 50serves to protect the other elements within microelectronic assembly 10 , particularly metal elements 40 and bond metal masses 41 . This allows for a more robust structure that is less likely to be damaged by testing thereof or during transportation or assembly to other microelectronic structures.
- Encapsulant layer 50can be formed from a dielectric material with insulating properties such as that described in U.S. Patent App. Pub. No. 2010/0232129, which is incorporated by reference herein in its entirety.
- microelectronic assembly 10can be mounted to either a semiconductor chip or another microelectronic assembly in either an upright or inverted configuration. It further allows for testing thereof from either the top or the bottom. Further still, microelectronic assembly 10 can be stacked, as shown in FIG. 2 , with another microelectronic assembly 90 having its own contact pads 92 and microelectronic element 94 . Such a stacked arrangement can include additional assemblies and can be ultimately attached to a printed circuit board (“PCB”) or the like for use in an electronic device.
- PCBprinted circuit board
- metal elements 40 and conductive elements 30 and 32can carry multiple electronic signals therethrough, each having a different signal potential to allow for different signals to be processed by different microelectronic elements, such as microelectronic element 60 or microelectronic element 92 , in a single stack.
- Solder masses 94can be used to interconnect the microelectronic assemblies 10 , 90 in such a stack, such as by electronically and mechanically attaching end surfaces 42 to conductive elements 92 .
- FIGS. 1 and 2shows a formation of encapsulant layer 50 wherein a major surface 52 thereof is formed in a co-planar relationship with end surfaces 42 of the metal elements such that a substantially contiguous surface is formed thereby.
- Other arrangements for encapsulant layer 50are contemplated that result in different relationships between major surface 52 and end surfaces 42 .
- An example of such an embodimentis shown in FIG. 3 , wherein metal elements 140 are shorter than encapsulant layer 150 .
- This arrangementresults in end surfaces 142 being disposed within encapsulant layer 150 , or beneath major surface 152 .
- end surfaces 142are exposed at major surface 152 within holes 154 in encapsulant layer 150 .
- Holes 154can be substantially the same cross-sectional size as end surfaces 142 or slightly smaller than end surfaces 142 .
- Holes 154can be sized so as to be large enough to achieve a reliable connection to end surfaces 142 .
- metal elements 240are formed so as to be taller than encapsulant layer 250 .
- end surfaces 242are above, or outside of, major surface 252 .
- a plurality of platform portions 256can be provided within encapsulant layer 250 that correspond to conductive projections 240 .
- Platform portions 256can extend along edge surfaces 246 to a plurality of secondary surfaces 258 that are substantially flush with end surfaces 242 .
- the encapsulant layer 350can be formed in multiple sections having different heights. As shown in FIG. 5 , encapsulant layer 350 has a first portion 350 a that substantially corresponds to first region 326 of substrate 320 and a second portion 350 b that substantially corresponds to second region 328 . In the embodiment shown first portion 350 a is such that the major surface 352 a thereof is higher than the major surface 352 b of second portion 350 b . Also, end surfaces 342 of metal elements 340 are flush with major surface 352 b and are spaced below major surface 352 a . In an alternative embodiment, the relationship between major surface 352 a and major surface 352 b can be reversed such that major surface 352 b is spaced above major surface 352 a , with end surfaces 342 preferably remaining substantially flush with major surface 352 b.
- microelectronic assembly 310is shown in a stacked arrangement with microelectronic assembly 390 , wherein a plurality of solder masses 396 connect end surfaces 342 to conductive elements 392 .
- solder masses 396are sufficiently high enough to compensate for the taller first region 350 a.
- metal element 440is further divided into a base portion 440 a and an end portion 440 b .
- Base portion 440 aincludes base 444 and a portion of edge surface 446 extending away therefrom toward end surface 442 .
- end portion 440 bincludes end surface 442 and a portion of edge surface 446 extending therefrom toward base 444 .
- Metal element 440is formed such that the portion of edge surface 446 within base portion 440 a slopes outwardly to face first surface 422 .
- edge surface 446 within end portion 440 bslopes inwardly to face away from first surface 422 such that the slope of edge surface 446 changes abruptly at a boundary formed between base portion 440 a and end portion 440 b .
- this boundaryforms ridge 447 in edge surface 446 , dividing base portion 440 a from end portion 440 b .
- Ridge 447can be located in any one of an infinite number of positions between base 444 and end surface 442 , including near the halfway point therebetween or closer to either of base 444 or end surface 442 .
- an anchoring featuresuch as ridge 447 is formed therein, that helps secure metal element 440 in position within encapsulant layer 450 .
- Examples of conductive projections having anchoring featuresare shown and described in U.S. Patent App. Pub. No. 2008/0003402, the disclosure of which is incorporated herein in its entirety. Further examples are shown and described in U.S. patent application Ser. No. 12/838,974, the disclosure of which is incorporated herein in its entirety.
- bond metal masses 541extend through a majority of the height 548 of encapsulant layer 550 .
- bond metal mass 541preferably extends through at least about 60% of the height 548 .
- bond metal mass 541extends through about 80% to 90% of the height 548 .
- the percentage of bond metal mass 541 extendsis measured as the portion thereof that is fully between base 544 of metal element 540 and face 432 of conductive element 430 .
- metal element 540is formed as a substantially circular contact pad that sits substantially atop bond metal mass 541 .
- FIGS. 8 and 9show further alternative embodiments of a microelectronic subassembly having an upper redistribution layer.
- redistribution layer 670is formed as a second substrate 672 that is assembled on major surface 652 of encapsulant layer 650 .
- Redistribution layerfurther includes a plurality of contact pads 674 exposed at a surface of substrate 672 .
- Contact pads 674are preferably interconnected by a series of traces (not shown) formed in substrate 672 and can be interconnected to end surfaces 642 by conductive vias 676 formed in substrate 672 .
- the redistribution layer 770 of FIG. 9is similar in structure to that of FIG. 8 but is formed directly on major surface 752 of encapsulant layer 750 . That is, traces are formed connecting end surfaces 742 to contact pads 774 formed on major surface 752 .
- FIGS. 10-13A method for making a microelectronic assembly, such as that shown in FIG. 1 is shown in FIGS. 10-13 .
- a subassembly 12is provided having carrier 80 with a first surface 82 .
- Solid metal elements 40are formed on first surface 82 of carrier 80 .
- End surfaces 42 of metal elements 40are removably affixed on surface 82 such that bases 44 are remote therefrom.
- Metal elements 40can be formed on carrier 80 by a number of known methods including by plating layers of metal in the desired locations for metal element 40 .
- metal elements 40can be formed by depositing a layer of metal on carrier 80 and by selectively etching away areas outside of the desired areas for metal elements 40 . Such etching can be done using known chemical compositions, lasers, or other known means.
- FIG. 11shows a subsequent step of the method wherein subassembly 12 is aligned with a second subassembly 14 that includes substrate 20 and conductive elements 30 of, for example, the finished microelectronic assembly of FIG. 1 .
- This alignmentis such that metal elements 40 are substantially aligned with corresponding ones of the conductive elements 30 .
- Bases 44 of the metal elements 40can be held spaced apart from contact pads 30 at a desired distance.
- bond metal masses 41are provided between base 44 and the corresponding contact pad 30 .
- Bond metal masses 41can be provided by first being deposited on conductive elements 30 , on metal elements 40 , or in portions on each thereof. This can be done either prior to or after the step of aligning the metal elements 40 with conductive elements 30 .
- carrier 80is then removed from the assembly 10 ′ resulting from the step shown in FIG. 11 . This can be completed by methods known in the art including peeling, lapping or etching. As shown in FIG. 12 , once the carrier 80 has been removed, end surfaces 42 of metal elements 40 are exposed remote from surface 22 of substrate 20 .
- FIG. 13shows a step in which microelectronic element 60 is affixed on substrate 20 . This can be done in a method in accordance with any of the attachment means described with respect to FIG. 1 including face up or flip-chip bonding.
- the resulting structure of microelectronic assembly 10 ′′can also be achieved by affixing microelectronic element 60 to substrate 20 before the step shown in FIG. 11 .
- Microelectronic assembly 10is achieved by applying an encapsulant layer, such as those shown in FIGS. 1-5 by known means including injection molding.
- an encapsulant layersuch as those shown in FIGS. 1-5 by known means including injection molding.
- a method for injection molding an encapsulant layer that can be adapted, as would be understood by one of ordinary skill in the art upon reading this disclosure, for the present embodimentsis described in U.S. Patent App. Pub. No. 2010/0232129 (“the '129 Publication”), the disclosure of which has been incorporated by reference herein in its entirety.
- encapsulant layercan be molded onto assembly 10 ′′ by placing the assembly in a mold sized to receive assembly 10 ′′ therein and sized to form a cavity therein that is, essentially, a negative of the desired shape for encapsulant layer 50 (similar to what is shown in FIG.
- a dielectric materialis then injected into the cavity through a port to fill the mold cavity such that first surface 22 of substrate 20 , edge surfaces 46 of metal elements 40 , and any exposed portions of bond metal masses 41 or conductive elements 30 are covered by the dielectric material and such that the dielectric material fills the cavity to form the desired shape of encapsulant layer 50 . Additionally, it may be desired for encapsulant layer 50 to also cover microelectronic element 60 , as shown in FIG. 1 .
- the mold (such as mold 420 in FIG. 10 of the '129 Publication) used in forming the encapsulant layer 50can cover end surfaces 42 so that the end surfaces remain exposed at a surface of encapsulant layer 50 .
- the embodiment of mold 420 shown in FIG. 10 of the '129 Publicationincludes a raised central portion that is suitable for making an encapsulant layer as shown in FIG. 5 with a higher major surface 352 a over first region 26 of substrate 20 .
- Other embodiments of a moldcan include a substantially continuous major surface for making an encapsulant layer 50 as shown in FIG. 1 .
- the upper surface of the moldcan include a plurality of indentations over the areas of the metal elements to form a package of the type shown in FIG. 4 having raised platform portions 256 in the area of metal elements 240 .
- An encapsulant layer 150 similar to the one shown in FIG. 3can be formed by including projections in the mold that correspond to the desired location for holes 154 that extend to and cover ends 142 of metal elements 140 .
- encapsulant layer 150can be formed using a mold having a substantially planar surface that corresponds to surface 152 . This method will form a layer of encapsulant material that covers ends 142 of metal elements 140 that can be chemically or mechanically removed in a subsequent step that can include, for example, laser etching.
- An encapsulant layer according to FIGS. 4 and 5can be made in a similar manner as well, including etching down the portion of the encapsulant layer 250 that forms major surface 252 , while leaving platform projections 256 , ( FIG. 4 ) or by etching down the portion of encapsulant layer 350 that forms the lower major surface 352 b of FIG. 5 .
- encapsulant layer 50is formed in stages.
- encapsulant layer 50can be formed in a first stage wherein it is made to substantially cover the portion of first surface 22 that lies within the second region 28 of the substrate 20 , also extending along edge surface 46 and covering any otherwise uncovered portions of bond metal masses 41 and conductive elements 30 .
- a second portion of encapsulant layer 50can be formed over the portion of the first surface 22 that lies within first region 26 of substrate 20 . This second portion, for example, can cover microelectronic element 60 , which can be affixed on substrate 20 either before the first molding stage for encapsulant layer 50 or thereafter.
- An additional method stepcan be completed to form conductive projections 340 having an anchoring features such as that shown in FIG. 6 .
- This stepcan include etching conductive projections 40 such as those shown in FIG. 12 in an assembly such as 10′′ from above end surface 42 .
- etching conductive projections 40such as those shown in FIG. 12 in an assembly such as 10′′ from above end surface 42 .
- the shape of solid metal portion 340 b in FIG. 6can be achieved.
- Further methods for achieving conductive projectionsare described in U.S. Patent App. Pub No. 2008/003402 and U.S. patent application Ser. No. 12/838,974, the disclosures of which have been incorporated by reference.
- FIGS. 14-16show steps of a method that adapts the method described above and shown in FIGS. 10-13 to form the microelectronic assembly 410 shown in FIG. 7 .
- metal elements 440are formed on first surface 482 of carrier 480 removably affixed thereto and bond metal masses 441 are formed as solder bumps 441 ′ affixed on metal elements 440 .
- subassembly 412is aligned over substrate 420 having conductive elements 430 exposed at first surface 422 thereof such that solder bumps 441 ′ are aligned with corresponding ones of the conductive elements 430 and such that first surface 482 of carrier 480 faces first surface 422 of substrate 420 .
- metal elements 440are affixed on conductive elements 430 by heating solder bumps 441 ′ to reflow the solder. Once reflown, the surface tension of the solder along with the wicking of the solder along the conductive elements 430 causes the solder bumps to form the substantially cylindrical shape of the bond metal masses 441 shown in FIG. 15 . Subsequently, carrier 480 is removed, as discussed above with respect to FIG. 12 , and the resulting microelectronic assembly 410 ′′ is further finished, which can be done according to the steps discussed above with respect to FIGS. 12 and 13 .
- FIGS. 17-22show an additional or alternative method for making microelectronic assembly 410 shown in FIG. 7 .
- a substantially rigid metal layer 484is formed on first surface 482 of carrier 480 .
- a solder mask layer 486is then formed over rigid metal layer 484 .
- Holes 488are formed, either during formation of the solder mask layer 486 or are patterned therein after its formation. Holes 488 are formed over portions of rigid metal layer 484 that are designated to subsequently form metal elements 440 .
- Solder bumps 441 ′are deposited within holes 488 so that holes 488 act as a partial mold to give bumps 441 ′ a substantially cylindrical shape along at least a portion thereof.
- subassembly 412is aligned above substrate 420 such that solder bumps 441 ′ align with corresponding ones of the conductive elements 430 exposed at first surface 422 .
- solder mask layer 486can be removed, either by chemical or mechanical means, and solid metal layer 484 can be etched, for example using laser etching or the like, to form metal elements 440 , resulting in a subassembly similar to subassembly 412 shown in FIG. 14 , except with substantially cylindrical portions formed therein by the holes 488 of solder mask layer 486 .
- solder bumps 441 ′are then reflown by applying heat thereto. This forms solder bumps 441 ′ into bond metal masses 441 and affixes metal elements 440 to conductive elements 430 .
- Carrier 480is then selectively removed, such as by mechanical processing or etching, leaving behind mask portions 480 ′ above solid metal layer 484 . An etching process is then applied to solid metal layer 484 into separate metal elements 440 , as shown in FIG. 21 .
- Mask portions 480 ′are then removed exposing end surfaces 442 .
- Solder mask layer 486can then be removed, as shown in FIG. 22 , or can be left in place to form part of encapsulant layer 450 .
- the resulting assembly 410 ′′is then finished in accordance with selected ones of the steps described above.
- solder bumps 441 ′are formed on conductive portions 430 , with metal elements 440 formed on carrier 480 , either as individual elements ( FIG. 23 ) or within a solid metal layer 484 ( FIG. 25 ). Solder bumps 441 ′ are then reflown to form bond metal masses 441 . As shown in FIG. 25 , a solder mask layer 486 having corresponding holes 488 formed therein can also be applied over solid metal layer 484 to act as a mold to give bond metal portions 440 a a substantially cylindrical shape. After reflow, the structure shown in FIG.
- FIG. 25will be substantially similar to the structure shown in FIG. 20 and can be finished according to the steps described with respect thereto.
- the carrier 480 shown in FIG. 24can be removed resulting in a structure similar to that of FIG. 16 and can be finished according to the steps described with respect thereto.
- a system 513 in accordance with a further embodiment of the inventionincludes microelectronic assembly 510 as described above in conjunction with other electronic components 514 and 515 .
- component 514is a semiconductor chip whereas component 515 is a display screen, but any other components can be used.
- the microelectronic assembly 510 as described abovemay be, for example, a microelectronic assembly as discussed above in connection with FIG. 1 , or a structure incorporating plural microelectronic assemblies as discussed with reference to FIG. 2 .
- Assembly 510can further include any one of the embodiments described in FIGS. 3-25 . In a further variant, multiple variations may be provided, and any number of such structures may be used.
- Microelectronic assembly 510 and components 514 and 515are mounted in a common housing 516 , schematically depicted in broken lines, and are electrically interconnected with one another as necessary to form the desired circuit.
- the systemincludes a circuit panel 517 such as a flexible printed circuit board, and the circuit panel includes numerous conductors 518 , of which only one is depicted in FIG. 26 , interconnecting the components with one another.
- thisis merely exemplary; any suitable structure for making electrical connections can be used.
- the housing 516is depicted as a portable housing of the type usable, for example, in a cellular telephone or personal digital assistant, and screen 515 is exposed at the surface of the housing.
- microelectronic assembly 510includes a light-sensitive element such as an imaging chip, a lens 519 or other optical device also may be provided for routing light to the structure.
- FIG. 26the simplified system shown in FIG. 26 is merely exemplary; other systems, including systems commonly regarded as fixed structures, such as desktop computers, routers and the like can be made using the structures discussed above.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
Abstract
Description
- Microelectronic devices such as semiconductor chips typically require many input and output connections to other electronic components. The input and output contacts of a semiconductor chip or other comparable device are generally disposed in grid-like patterns that substantially cover a surface of the device (commonly referred to as an “area array”) or in elongated rows which may extend parallel to and adjacent each edge of the device's front surface, or in the center of the front surface. Typically, devices such as chips must be physically mounted on a substrate such as a printed circuit board, and the contacts of the device must be electrically connected to electrically conductive features of the circuit board.
- Semiconductor chips are commonly provided in packages that facilitate handling of the chip during manufacture and during mounting of the chip on an external substrate such as a circuit board or other circuit panel. For example, many semiconductor chips are provided in packages suitable for surface mounting. Numerous packages of this general type have been proposed for various applications. Most commonly, such packages include a dielectric element, commonly referred to as a “chip carrier” with terminals formed as plated or etched metallic structures on the dielectric. These terminals typically are connected to the contacts of the chip itself by features such as thin traces extending along the chip carrier itself and by fine leads or wires extending between the contacts of the chip and the terminals or traces. In a surface mounting operation, the package is placed onto a circuit board so that each terminal on the package is aligned with a corresponding contact pad on the circuit board. Solder or other bonding material is provided between the terminals and the contact pads. The package can be permanently bonded in place by heating the assembly so as to melt or “reflow” the solder or otherwise activate the bonding material.
- Many packages include solder masses in the form of solder balls, typically about 0.1 mm and about 0.8 mm (5 and 30 mils) in diameter, attached to the terminals of the package. A package having an array of solder balls projecting from its bottom surface is commonly referred to as a ball grid array or “BGA” package. Other packages, referred to as land grid array or “LGA” packages are secured to the substrate by thin layers or lands formed from solder. Packages of this type can be quite compact. Certain packages, commonly referred to as “chip scale packages,” occupy an area of the circuit board equal to, or only slightly larger than, the area of the device incorporated in the package. This is advantageous in that it reduces the overall size of the assembly and permits the use of short interconnections between various devices on the substrate, which in turn limits signal propagation time between devices and thus facilitates operation of the assembly at high speeds.
- Packaged semiconductor chips are often provided in “stacked” arrangements, wherein one package is provided, for example, on a circuit board, and another package is mounted on top of the first package. These arrangements can allow a number of different chips to be mounted within a single footprint on a circuit board and can further facilitate high-speed operation by providing a short interconnection between packages. Often, this interconnect distance is only slightly larger than the thickness of the chip itself. For interconnection to be achieved within a stack of chip packages, it is necessary to provide structures for mechanical and electrical connection on both sides of each package (except for the topmost package). This has been done, for example, by providing contact pads or lands on both sides of the substrate to which the chip is mounted, the pads being connected through the substrate by conductive vias or the like. Solder balls or the like have been used to bridge the gap between the contacts on the top of a lower substrate to the contacts on the bottom of the next higher substrate. The solder balls must be higher than the height of the chip in order to connect the contacts. Examples of stacked chip arrangements and interconnect structures are provided in U.S. Patent App. Pub. No. 2010/0232129 (“the '129 Publication”), the disclosure of which is incorporated by reference herein in its entirety.
- Microcontact elements in the form of elongated posts or pins may be used to connect microelectronic packages to circuit boards and for other connections in microelectronic packaging. In some instances, microcontacts have been formed by etching a metallic structure including one or more metallic layers to form the microcontacts. The etching process limits the size of the microcontacts. Conventional etching processes typically cannot form microcontacts with a large ratio of height to maximum width, referred to herein as “aspect ratio”. It has been difficult or impossible to form arrays of microcontacts with appreciable height and very small pitch or spacing between adjacent microcontacts. Moreover, the configurations of the microcontacts formed by conventional etching processes are limited.
- Despite all of the above-described advances in the art, still further improvements in making and testing microelectronic packages would be desirable.
- An embodiment of the present invention relates to a microelectronic package. In one embodiment, the microelectronic package includes a substrate having a first region and a second region and further having a first surface and a second surface remote from the first surface. At least one microelectronic element overlies the first region on the first surface. First electrically conductive elements are exposed at one of the first surface and the second surface of the substrate within the second region with at least some of the first conductive elements electrically connected to the at least one microelectronic element. Substantially rigid metal elements overlie the first conductive elements and have end surfaces remote therefrom. A bond metal joins the metal elements with the first conductive elements, and a molded dielectric layer overlies at least the second region of the substrate and has a surface remote from the substrate. The end surfaces of the metal elements are at least partially exposed at the surface of the molded dielectric layer.
- At least some of the first conductive elements can be exposed at the second surface of the substrate within the second region. Further, the molded dielectric layer can overlie at least the second surface of the substrate. Additionally or alternatively, the first conductive elements can be exposed at the first surface of the substrate within the second region and the molded dielectric layer can overlie at least the first surface of the substrate. Such an embodiment can further include second conductive elements exposed at the second surface of the substrate and electrically connected with at least some of the first conductive elements. In various embodiments, the molded dielectric layer can further overlie the microelectronic element. Further embodiments are possible that include an encapsulant layer that is not molded in place of the molded dielectric layer.
- In an embodiment, a first one of the metal elements can be adapted for carrying a first signal electric potential and a second one of the metal elements can be adapted for simultaneously carrying a second electric potential. The second electric potential can be different from said first signal electric potential.
- In various embodiments, the molded dielectric layer can be formed in different regions wherein respective major surfaces thereof have different heights above the substrate. These regions can correspond to the first and second regions of the substrate. In further embodiments, the end surfaces of the metal elements can be coplanar with the surface of the molded dielectric layer or can be positioned above the surface or below the surface with holes in the molded dielectric layer that expose the ends. In a still further embodiment, a redistribution layer including conductive pads can be formed on the surface of the molded dielectric layer.
- In an embodiment, the metal elements of the microelectronic package can taper from greater widths at the end surfaces in a direction towards the first conductive elements. The metal elements can further have surfaces of revolution about an axis, which can include a frustroconical shape or a cylindrical shape. The microelectronic package can be structured such that the height of the metal elements extends through at least 60% of the thickness of the molded dielectric layer. Alternatively, the height of the bond metal can extend through at least 60% of the thickness of the molded dielectric layer.
- A microelectronic package according to various embodiments of the present invention can be included in a microelectronic assembly that further includes a second microelectronic package. The second microelectronic package can include an outer surface having a plurality of connection elements exposed at a surface thereof and a microelectronic element electrically connected to the connection elements. At least a portion of the outer surface of the second microelectronic package can overlie at least a portion of the surface of the molded dielectric layer and the connection elements of the second microelectronic package can be electrically and mechanically connected to the end surfaces of the conductive projections of the first microelectronic package.
- A further embodiment of the present invention relates to a method for making a microelectronic package that includes providing a microelectronic assembly having a first substrate. The first substrate includes a first surface with a plurality of electrically conductive elements exposed thereon, a carrier having a second surface spaced apart from the first surface of the substrate, and a plurality of substantially rigid metal elements extending from the carrier and joined to the conductive elements. The method further includes removing the carrier from the microelectronic assembly, thereby exposing contact surfaces of respective ones of the plurality of metal elements remote from the first conductive pads. In an embodiment, the step of removing the carrier includes at least one of etching, lapping or peeling the carrier. In a further embodiment, a dielectric material can be injected between the first and second surfaces and around the conductive projections, prior to removing the carrier, to form a molded dielectric layer.
- The microelectronic subassembly can be formed from a first subassembly including the first substrate and the conductive elements and a second subassembly including the carrier and the metal elements. In such an embodiment, the metal elements can have first surfaces remote from the second surface and that are exposed prior to attaching the first surfaces of the metal elements to the conductive elements of the second subassembly. The metal elements can be attached, by at least the first surfaces thereof, to the conductive pads of the second assembly by forming a plurality of masses of bonding metal that are affixed to the first surfaces of the conductive projections and to respective ones of the conductive elements such that at least a portion of the bonding metal is disposed between the first surfaces and the conductive elements.
- In an embodiment, the microelectronic assembly further includes a microelectronic element that can be affixed on the substrate and electronically connected to at least some of the conductive elements. The microelectronic element can be affixed on the first substrate prior to the step of removing the carrier or thereafter.
- In a further embodiment, the first surface of the first substrate can include first and second regions, the conductive elements being exposed at the first surface within the first region and the microelectronic element being attached on the first surface within the second region. A dielectric layer can be molded over the first and second regions of the first surface and at least a portion of said microelectronic element. This can be done such that the molded dielectric layer includes an outer surface, and the contact surfaces of the metal elements can be exposed at the outer surface of the molded dielectric layer. The molded dielectric layer can further be formed in a first dielectric layer portion and a second dielectric layer portion by the steps of that are formed over the different regions thereof. Further, the portions of the molded dielectric layer over the first and second regions can be molded having different respective heights.
- In a still further embodiment, the first subassembly can be formed including the steps of affixing a rigid metal layer to the second surface, depositing masses of a bonding metal along selected portions of the rigid metal layer such that first surfaces are defined on the masses of the bonding metal, and removing areas of the rigid metal layer outside of the selected portions thereof. A mask layer can be deposited over the rigid metal layer, such that the mask layer has a plurality of openings therethrough that expose the selected portions of the metal layer. The step of depositing the masses of the bonding metal can include depositing the masses within the openings. In an embodiment, the mask layer can act as at least a portion of an encapsulant layer formed after the step of transferring the conductive projections.
- Any one of the embodiments discussed can be used in a system including the microelectronic assembly and one or more other electronic components electrically connected to the assembly. The system can further include a housing within which the microelectronic assembly and the other electronic components are mounted.
FIG. 1 shows a microelectronic assembly according to an embodiment of the present invention;FIG. 2 shows the microelectronic assembly ofFIG. 1 connected to a second microelectronic assembly in a stacked relationship therewith;FIG. 3 shows a variation of a microelectronic assembly according to an alternative embodiment;FIG. 4 shows a further variation of a microelectronic assembly according to an alternative embodiment;FIG. 5 shows a further variation of a microelectronic assembly according to an alternative embodiment affixed to another microelectronic assembly in a stacked relationship therewith;FIG. 6 shows a further variation of a microelectronic assembly according to an alternative embodimentFIG. 7 shows a further variation of a microelectronic assembly according to an alternative embodiment;FIG. 8 shows a further variation of a microelectronic assembly according to an alternative embodiment affixed to another microelectronic assembly in a stacked relationship therewith;FIG. 9 shows a further variation of a microelectronic assembly according to an alternative embodiment;FIGS. 10-13 show successive steps used in a method for forming a microelectronic assembly such as that shown inFIG. 1 ;FIGS. 14-16 show successive steps used in a method for forming a microelectronic assembly such as that shown inFIG. 7 ;FIGS. 17-22 show successive steps used in an alternative method for forming a microelectronic assembly such as that shown inFIG. 7 ;FIGS. 23-25 show successive steps used in a further alternative method for forming a microelectronic assembly such as that shown inFIG. 7 ; andFIG. 26 shows a system including a microelectronic assembly according to the embodiment shown inFIG. 1 .- Turning now to the figures, where similar numeric references are used to indicate similar features, there is shown in
FIG. 1 a microelectronic assembly according to an embodiment of the present invention. The embodiment ofFIG. 1 is a microelectronic assembly in the form of a packaged microelectronic element such as a semiconductor chip assembly that is used in computer or other electronic applications. - The
microelectronic assembly 10 ofFIG. 1 includes asubstrate 20 having afirst surface 22 and asecond surface 24. The substrate is generally in the form of a dielectric wafer material that forms a substantially flat, thin sheet. The substrate is preferably formed from silicon or other dielectric materials understood in the art to be acceptable for the applications described herein in the semiconductor chip arts. Thefirst surface 20 andsecond surface 22 are preferably substantially parallel to each other and are spaced apart at a distance perpendicular to thesurfaces substrate 20. The thickness ofsubstrate 20 is preferably within a range of generally acceptable thicknesses for the present application as would be understood by a person of ordinary skill in the art upon reading this description. In an embodiment the distance between thefirst surface 22 and thesecond surface 24 is between about 25 and 500 μm. For purposes of this discussion, thefirst surface 22 may be described as being positioned “above”second surface 24. Such a description, as well as any other description of the relative position of elements used herein that refers to a vertical or horizontal position of such elements is made for illustrative purposes only to correspond with the position of the elements within the Figures, and is not limiting. - In a preferred embodiment,
substrate 20 is considered as divided into afirst region 26 and asecond region 28. Thefirst region 26 lies within the second region and includes a central portion of thesubstrate 20 and extends outwardly therefrom. Thesecond region 28 substantially surrounds thefirst region 26 and extends outwardly therefrom to the outer edges of thesubstrate 20. Preferably, no specific characteristic of the substrate itself physically divides the two regions; however, the regions are demarked for purposes of discussion herein with respect to treatments or features applied thereto or contained therein. - A
microelectronic element 60 is affixed onfirst surface 22 ofsubstrate 20 withinfirst region 28.Microelectronic element 60 can be a semiconductor chip or another comparable device. In one embodiment,microelectronic element 60 can be affixed tofirst surface 22 in what is known as a conventional or “face-up” fashion. In such a case wire leads (not shown) can be used to electrically connectmicroelectronic element 60 toconductive elements 30 exposed atfirst surface 22, which may be done by connecting such wire leads to traces (not shown) or other conductive features withinsubstrate 20 that are, in turn, connected toconductive elements 30. - A set of first
conductive elements 30 are exposed at thefirst surface 22 ofsubstrate 20. As used in the present description, when an element is described as being “exposed at” another element, such as a surface or the like, “exposed at” indicates that the electrically conductive structure is available for contact with a theoretical point moving in a direction perpendicular to the surface of the dielectric structure toward the surface of the dielectric structure from outside the dielectric structure. Thus, a terminal or other conductive structure which is exposed at a surface of a dielectric structure may project from such surface; may be flush with such surface; or may be recessed relative to such surface and exposed through a hole or depression in the dielectric. Theconductive elements 30 can be flat, thin elements forming afirst face 32 that is exposed atfirst surface 22 ofsubstrate 20. In one embodiment,conductive elements 30 can be in the form of substantially circular pads that may be interconnected between each other or tomicroelectronic element 60 by traces (not shown).Conductive elements 30 can be formed at least withinsecond region 28 ofsubstrate 20. Additionally, in certain embodiments,conductive elements 30 can also be formed withinfirst region 26. Such an arrangement is particularly useful when affixingmicroelectronic element 60 tosubstrate 20 in what is known as a “flip-chip” configuration, where contacts on themicroelectronic element 60 can be connected toconductive elements 30 withinfirst region 26 by solder bumps (not shown) or the like that are positioned beneathmicroelectronic element 60. - Preferably,
conductive elements 30 are formed from a solid metal material such as copper, gold, nickel, or other materials known in the art for such an application, including various alloys including one or more of copper, gold, nickel or combinations thereof. - At least some of
conductive elements 30 can be interconnected to corresponding secondconductive elements 36, such as conductive pads, exposed atsecond surface 24 ofsubstrate 20. Such an interconnection can be completed usingvias 34 formed insubstrate 20 that can be lined or filled with conductive metal that can be of the same material asconductive elements conductive elements 36 can be further interconnected by traces onsubstrate 20. Assembly 10 also includes a plurality of substantiallyrigid metal elements 40 affixed on at least some ofconductive elements 30.Metal elements 40 can be affixed onconductive elements 30 withinfirst region 26 ofsubstrate 20.Metal elements 40 extend away fromconductive elements 30 to anend surface 42 spaced above, or otherwise remote, fromconductive elements 30. In an alternative embodiment,metal elements 40 can be affixed onconductive elements 36 that are exposed atsecond surface 24. In such an embodiment,metal elements 40 would extend to anend surface 42 belowconductive elements 36.Metal elements 40 are affixed toconductive elements 30 by abond metal mass 41.Bond metal mass 41 is comprised of any conductive material that is known for affixing two rigid or solid metal elements to each other and can be a material having a relatively low melting point (i.e. below about 300° C.) such that it can be melted to achieve such affixing without melting the adjacent solid metal portions or any other components of themicroelectronic assembly 10.Bond metal mass 41 can include a fusible metal such as solder, tin or indium, or which can be a metal or metal alloy having a melting temperature below 300°C. Metal elements 40 are can be formed from a material having a relatively high melting point such that it can withstand the melting temperature of thebond metal mass 41. Further,metal elements 40 can be formed, for example, from a metal known for having reliable conductive properties, which can be copper, gold, nickel or alloys having various mixtures thereof or including other metals.Bond metal mass 41 is affixed onfirst face 32 of a correspondingconductive element 30.Metal element 40 includes a base44 remote fromend surface 42 and anedge surface 46 extending betweenbase 44 andend surface 42.Base 44 ofmetal element 40 is affixed to bondmetal mass 41.Base 44 can be spaced apart fromface 32 such thatbond metal mass 41 is interposed therebetween. Further, some ofbond metal mass 41 may extend upwardly along a portion of theedge surface 46 ofmetal element 40. Thus,bond metal mass 41 can be formed as a solder mass onface 32 of a correspondingconductive element 30 withmetal element 40 held partially therein. Further, in an embodiment,bond metal mass 41 can extend upwardly along substantially all ofedge surface 46. Still further, some ofbond metal mass 41 can wick upwardly along a portion ofmetal element 40.Metal element 40 can be formed such thatend surface 42 is at least as wide asbase 44. The width of each ofbase 44 andend surface 42 is measured in a dimension perpendicular to a longitudinal axis formed by themetal element 40. This direction can also be described as being parallel to face32 orfirst surface 22. In an embodiment,metal element 40 is a body of revolution such thatbase 44 andend surface 42 are substantially circular and such thatedge surface 46 is a surface of revolution extending therebetween. In such an embodiment the width ofbase 44 andend surface 42 are measured as the diameters thereof. In an embodiment,metal element 40 is a truncated cone (a cone that is cut off between the base and the apex thereof such that it has two parallel flat surfaces). Alternatively,metal element 40 can be a hyperboloid, or a revolved paraboloid, wherein the axis of rotation is outside the apex of the parabola. In any of those embodiments,end surface 44 is wider thanbase 42. Further alternative shapes and structures formetal element 40 and forconductive projection 40 in its entirety are contemplated and are discussed further below.- In the embodiment of
FIG. 1 ,metal element 40 is constructed such that it extends through a majority of theheight 48 ofpackage 10. In such an embodiment,metal element 40 can extend through at least 60% of theheight 48. In a variation of such an embodiment,metal element 40 extends through about 80% to about 90% ofheight 48. The percentage of the height through whichmetal element 40 extends is measured irrespective of any amount ofbond metal mass 41 extends alongedge surface 46. Microelectronic assembly 10 further includesencapsulant layer 50. In the embodiment ofFIG. 1 ,encapsulant layer 50 is formed over the portions offirst surface 22 ofsubstrate 20 that are not otherwise covered by or occupied bymicroelectronic element 60, orconductive elements 30. Similarly,encapsulant layer 50 is formed over the portions ofconductive elements 30, includingface 32 thereof, that are not otherwise covered bymetal elements 40 orbond metal masses 41.Encapsulant layer 50 can also substantially covermicroelectronic element 60, as well asbond metal mass 41 and edge surface46 ofmetal element 40. End surfaces42 ofmetal elements 40 remain exposed at amajor surface 52 defined byencapsulant layer 50. In other words,encapsulant layer 50 can cover all ofmicroelectronic assembly 10 fromfirst surface 22 and above, with the exception of end surfaces42.Encapsulant layer 50 serves to protect the other elements withinmicroelectronic assembly 10, particularlymetal elements 40 andbond metal masses 41. This allows for a more robust structure that is less likely to be damaged by testing thereof or during transportation or assembly to other microelectronic structures.Encapsulant layer 50 can be formed from a dielectric material with insulating properties such as that described in U.S. Patent App. Pub. No. 2010/0232129, which is incorporated by reference herein in its entirety.- The structure of the embodiment of
FIG. 1 , with secondaryconductive elements 36 exposed atsecond surface 24 and end surfaces42 ofmetal elements 40, is such that connection to another electronic component can be completed from either below or abovemicroelectronic assembly 10. This allowsmicroelectronic assembly 10 to be mounted to either a semiconductor chip or another microelectronic assembly in either an upright or inverted configuration. It further allows for testing thereof from either the top or the bottom. Further still,microelectronic assembly 10 can be stacked, as shown inFIG. 2 , with anothermicroelectronic assembly 90 having itsown contact pads 92 andmicroelectronic element 94. Such a stacked arrangement can include additional assemblies and can be ultimately attached to a printed circuit board (“PCB”) or the like for use in an electronic device. In such a stacked arrangement,metal elements 40 andconductive elements microelectronic element 60 ormicroelectronic element 92, in a single stack.Solder masses 94 can be used to interconnect themicroelectronic assemblies conductive elements 92. - The embodiment of
FIGS. 1 and 2 shows a formation ofencapsulant layer 50 wherein amajor surface 52 thereof is formed in a co-planar relationship withend surfaces 42 of the metal elements such that a substantially contiguous surface is formed thereby. Other arrangements forencapsulant layer 50 are contemplated that result in different relationships betweenmajor surface 52 and end surfaces42. An example of such an embodiment is shown inFIG. 3 , whereinmetal elements 140 are shorter thanencapsulant layer 150. This arrangement results in end surfaces142 being disposed withinencapsulant layer 150, or beneathmajor surface 152. In this embodiment end surfaces142 are exposed atmajor surface 152 withinholes 154 inencapsulant layer 150.Holes 154 can be substantially the same cross-sectional size as end surfaces142 or slightly smaller than end surfaces142.Holes 154 can be sized so as to be large enough to achieve a reliable connection to end surfaces142. - In a further alternative embodiment shown in
FIG. 4 ,metal elements 240 are formed so as to be taller thanencapsulant layer 250. In this embodiment, end surfaces242 are above, or outside of,major surface 252. In such an embodiment, a plurality ofplatform portions 256 can be provided withinencapsulant layer 250 that correspond toconductive projections 240.Platform portions 256 can extend along edge surfaces246 to a plurality ofsecondary surfaces 258 that are substantially flush with end surfaces242. - As a further alternative, the encapsulant layer350 can be formed in multiple sections having different heights. As shown in
FIG. 5 , encapsulant layer350 has afirst portion 350athat substantially corresponds to first region326 of substrate320 and asecond portion 350bthat substantially corresponds to second region328. In the embodiment shownfirst portion 350ais such that themajor surface 352athereof is higher than themajor surface 352bofsecond portion 350b. Also, end surfaces342 ofmetal elements 340 are flush withmajor surface 352band are spaced belowmajor surface 352a. In an alternative embodiment, the relationship betweenmajor surface 352aandmajor surface 352bcan be reversed such thatmajor surface 352bis spaced abovemajor surface 352a, with end surfaces342 preferably remaining substantially flush withmajor surface 352b. - In
FIG. 5 , microelectronic assembly310 is shown in a stacked arrangement withmicroelectronic assembly 390, wherein a plurality ofsolder masses 396 connect end surfaces342 toconductive elements 392. In thisarrangement solder masses 396 are sufficiently high enough to compensate for the tallerfirst region 350a. - As mentioned above, alternative arrangements of the
metal elements 40 shown inFIG. 1 are contemplated. One alternative embodiment is shown inFIG. 6 , whereinmetal element 440 is further divided into abase portion 440aand anend portion 440b.Base portion 440aincludes base444 and a portion of edge surface446 extending away therefrom towardend surface 442. Similarly,end portion 440bincludesend surface 442 and a portion of edge surface446 extending therefrom toward base444.Metal element 440 is formed such that the portion of edge surface446 withinbase portion 440aslopes outwardly to facefirst surface 422. The portion of edge surface446 withinend portion 440bslopes inwardly to face away fromfirst surface 422 such that the slope of edge surface446 changes abruptly at a boundary formed betweenbase portion 440aandend portion 440b. In an embodiment, this boundary formsridge 447 in edge surface446, dividingbase portion 440afromend portion 440b.Ridge 447, or another abrupt transition, can be located in any one of an infinite number of positions between base444 andend surface 442, including near the halfway point therebetween or closer to either of base444 orend surface 442. By formingmetal elements 440 as described, an anchoring feature, such asridge 447 is formed therein, that helpssecure metal element 440 in position withinencapsulant layer 450. Examples of conductive projections having anchoring features are shown and described in U.S. Patent App. Pub. No. 2008/0003402, the disclosure of which is incorporated herein in its entirety. Further examples are shown and described in U.S. patent application Ser. No. 12/838,974, the disclosure of which is incorporated herein in its entirety. - A further embodiment of
microelectronic assembly 510 is shown inFIG. 7 , whereinbond metal masses 541 extend through a majority of theheight 548 ofencapsulant layer 550. In such an embodiment,bond metal mass 541 preferably extends through at least about 60% of theheight 548. In an embodiment,bond metal mass 541 extends through about 80% to 90% of theheight 548. The percentage ofbond metal mass 541 extends is measured as the portion thereof that is fully between base544 ofmetal element 540 and face432 ofconductive element 430. Further, in such an embodiment,metal element 540 is formed as a substantially circular contact pad that sits substantially atopbond metal mass 541. FIGS. 8 and 9 show further alternative embodiments of a microelectronic subassembly having an upper redistribution layer. InFIG. 8 redistribution layer 670 is formed as asecond substrate 672 that is assembled onmajor surface 652 ofencapsulant layer 650. Redistribution layer further includes a plurality ofcontact pads 674 exposed at a surface ofsubstrate 672. Contactpads 674 are preferably interconnected by a series of traces (not shown) formed insubstrate 672 and can be interconnected to endsurfaces 642 byconductive vias 676 formed insubstrate 672.- The
redistribution layer 770 ofFIG. 9 is similar in structure to that ofFIG. 8 but is formed directly onmajor surface 752 ofencapsulant layer 750. That is, traces are formed connecting end surfaces742 to contact pads774 formed onmajor surface 752. - A method for making a microelectronic assembly, such as that shown in
FIG. 1 is shown inFIGS. 10-13 . In this method, asubassembly 12 is provided havingcarrier 80 with afirst surface 82.Solid metal elements 40 are formed onfirst surface 82 ofcarrier 80. End surfaces42 ofmetal elements 40 are removably affixed onsurface 82 such thatbases 44 are remote therefrom.Metal elements 40 can be formed oncarrier 80 by a number of known methods including by plating layers of metal in the desired locations formetal element 40. Alternatively,metal elements 40 can be formed by depositing a layer of metal oncarrier 80 and by selectively etching away areas outside of the desired areas formetal elements 40. Such etching can be done using known chemical compositions, lasers, or other known means. FIG. 11 shows a subsequent step of the method whereinsubassembly 12 is aligned with asecond subassembly 14 that includessubstrate 20 andconductive elements 30 of, for example, the finished microelectronic assembly ofFIG. 1 . This alignment is such thatmetal elements 40 are substantially aligned with corresponding ones of theconductive elements 30.Bases 44 of themetal elements 40 can be held spaced apart fromcontact pads 30 at a desired distance. As shown inFIG. 12 ,bond metal masses 41 are provided betweenbase 44 and thecorresponding contact pad 30.Bond metal masses 41 can be provided by first being deposited onconductive elements 30, onmetal elements 40, or in portions on each thereof. This can be done either prior to or after the step of aligning themetal elements 40 withconductive elements 30.- As shown in
FIG. 12 ,carrier 80 is then removed from theassembly 10′ resulting from the step shown inFIG. 11 . This can be completed by methods known in the art including peeling, lapping or etching. As shown inFIG. 12 , once thecarrier 80 has been removed, end surfaces42 ofmetal elements 40 are exposed remote fromsurface 22 ofsubstrate 20. FIG. 13 shows a step in whichmicroelectronic element 60 is affixed onsubstrate 20. This can be done in a method in accordance with any of the attachment means described with respect toFIG. 1 including face up or flip-chip bonding. The resulting structure ofmicroelectronic assembly 10″ can also be achieved by affixingmicroelectronic element 60 tosubstrate 20 before the step shown inFIG. 11 .Microelectronic assembly 10 is achieved by applying an encapsulant layer, such as those shown inFIGS. 1-5 by known means including injection molding. A method for injection molding an encapsulant layer that can be adapted, as would be understood by one of ordinary skill in the art upon reading this disclosure, for the present embodiments is described in U.S. Patent App. Pub. No. 2010/0232129 (“the '129 Publication”), the disclosure of which has been incorporated by reference herein in its entirety. In general, encapsulant layer can be molded ontoassembly 10″ by placing the assembly in a mold sized to receiveassembly 10″ therein and sized to form a cavity therein that is, essentially, a negative of the desired shape for encapsulant layer50 (similar to what is shown in FIG. 10 of the '129 Publication). A dielectric material is then injected into the cavity through a port to fill the mold cavity such thatfirst surface 22 ofsubstrate 20, edge surfaces46 ofmetal elements 40, and any exposed portions ofbond metal masses 41 orconductive elements 30 are covered by the dielectric material and such that the dielectric material fills the cavity to form the desired shape ofencapsulant layer 50. Additionally, it may be desired forencapsulant layer 50 to also covermicroelectronic element 60, as shown inFIG. 1 .- The mold (such as
mold 420 in FIG. 10 of the '129 Publication) used in forming theencapsulant layer 50 can cover end surfaces42 so that the end surfaces remain exposed at a surface ofencapsulant layer 50. The embodiment ofmold 420 shown in FIG. 10 of the '129 Publication includes a raised central portion that is suitable for making an encapsulant layer as shown inFIG. 5 with a highermajor surface 352aoverfirst region 26 ofsubstrate 20. Other embodiments of a mold can include a substantially continuous major surface for making anencapsulant layer 50 as shown inFIG. 1 . Further, the upper surface of the mold can include a plurality of indentations over the areas of the metal elements to form a package of the type shown inFIG. 4 having raisedplatform portions 256 in the area ofmetal elements 240. - An
encapsulant layer 150 similar to the one shown inFIG. 3 can be formed by including projections in the mold that correspond to the desired location forholes 154 that extend to and cover ends142 ofmetal elements 140. Alternatively,encapsulant layer 150 can be formed using a mold having a substantially planar surface that corresponds to surface152. This method will form a layer of encapsulant material that covers ends142 ofmetal elements 140 that can be chemically or mechanically removed in a subsequent step that can include, for example, laser etching. Similarly, the encapsulant layer configurations shown inFIG. 1 ,6 or7 can be made that covers ends42,442,552 ofmetal elements FIGS. 4 and 5 can be made in a similar manner as well, including etching down the portion of theencapsulant layer 250 that formsmajor surface 252, while leavingplatform projections 256, (FIG. 4 ) or by etching down the portion of encapsulant layer350 that forms the lowermajor surface 352bofFIG. 5 . - In an alternative embodiment,
encapsulant layer 50 is formed in stages. For example,encapsulant layer 50 can be formed in a first stage wherein it is made to substantially cover the portion offirst surface 22 that lies within thesecond region 28 of thesubstrate 20, also extending alongedge surface 46 and covering any otherwise uncovered portions ofbond metal masses 41 andconductive elements 30. In a subsequent step, a second portion ofencapsulant layer 50 can be formed over the portion of thefirst surface 22 that lies withinfirst region 26 ofsubstrate 20. This second portion, for example, can covermicroelectronic element 60, which can be affixed onsubstrate 20 either before the first molding stage forencapsulant layer 50 or thereafter. - An additional method step can be completed to form
conductive projections 340 having an anchoring features such as that shown inFIG. 6 . This step can include etchingconductive projections 40 such as those shown inFIG. 12 in an assembly such as 10″ fromabove end surface 42. By applying a mask layer onend surface 42 and etching away a part of themetal element 40 belowend surface 42, the shape of solid metal portion340binFIG. 6 can be achieved. Further methods for achieving conductive projections are described in U.S. Patent App. Pub No. 2008/003402 and U.S. patent application Ser. No. 12/838,974, the disclosures of which have been incorporated by reference. FIGS. 14-16 show steps of a method that adapts the method described above and shown inFIGS. 10-13 to form the microelectronic assembly410 shown inFIG. 7 . In this method,metal elements 440 are formed on first surface482 ofcarrier 480 removably affixed thereto andbond metal masses 441 are formed as solder bumps441′ affixed onmetal elements 440. As shown inFIG. 14 ,subassembly 412 is aligned oversubstrate 420 havingconductive elements 430 exposed atfirst surface 422 thereof such that solder bumps441′ are aligned with corresponding ones of theconductive elements 430 and such that first surface482 ofcarrier 480 facesfirst surface 422 ofsubstrate 420.- As shown in
FIG. 15 ,metal elements 440 are affixed onconductive elements 430 by heating solder bumps441′ to reflow the solder. Once reflown, the surface tension of the solder along with the wicking of the solder along theconductive elements 430 causes the solder bumps to form the substantially cylindrical shape of thebond metal masses 441 shown inFIG. 15 . Subsequently,carrier 480 is removed, as discussed above with respect toFIG. 12 , and the resulting microelectronic assembly410″ is further finished, which can be done according to the steps discussed above with respect toFIGS. 12 and 13 . FIGS. 17-22 show an additional or alternative method for making microelectronic assembly410 shown inFIG. 7 . In this method, a substantiallyrigid metal layer 484 is formed on first surface482 ofcarrier 480. Asolder mask layer 486 is then formed overrigid metal layer 484.Holes 488 are formed, either during formation of thesolder mask layer 486 or are patterned therein after its formation.Holes 488 are formed over portions ofrigid metal layer 484 that are designated to subsequently formmetal elements 440. Solder bumps441′ are deposited withinholes 488 so thatholes 488 act as a partial mold to givebumps 441′ a substantially cylindrical shape along at least a portion thereof.- As shown in
FIG. 19 ,subassembly 412 is aligned abovesubstrate 420 such that solder bumps441′ align with corresponding ones of theconductive elements 430 exposed atfirst surface 422. As an alternative,solder mask layer 486 can be removed, either by chemical or mechanical means, andsolid metal layer 484 can be etched, for example using laser etching or the like, to formmetal elements 440, resulting in a subassembly similar tosubassembly 412 shown inFIG. 14 , except with substantially cylindrical portions formed therein by theholes 488 ofsolder mask layer 486. - As shown in
FIG. 20 , solder bumps441′ are then reflown by applying heat thereto. This formssolder bumps 441′ intobond metal masses 441 and affixesmetal elements 440 toconductive elements 430.Carrier 480 is then selectively removed, such as by mechanical processing or etching, leaving behindmask portions 480′ abovesolid metal layer 484. An etching process is then applied tosolid metal layer 484 intoseparate metal elements 440, as shown inFIG. 21 .Mask portions 480′ are then removed exposing end surfaces442.Solder mask layer 486 can then be removed, as shown inFIG. 22 , or can be left in place to form part ofencapsulant layer 450. The resulting assembly410″ is then finished in accordance with selected ones of the steps described above. - Further alternative steps are shown in
FIGS. 23-25 for making a microelectronic assembly410, as shown inFIG. 7 . In these steps, solder bumps441′ are formed onconductive portions 430, withmetal elements 440 formed oncarrier 480, either as individual elements (FIG. 23 ) or within a solid metal layer484 (FIG. 25 ). Solder bumps441′ are then reflown to formbond metal masses 441. As shown inFIG. 25 , asolder mask layer 486 having correspondingholes 488 formed therein can also be applied oversolid metal layer 484 to act as a mold to givebond metal portions 440aa substantially cylindrical shape. After reflow, the structure shown inFIG. 25 will be substantially similar to the structure shown inFIG. 20 and can be finished according to the steps described with respect thereto. Thecarrier 480 shown inFIG. 24 can be removed resulting in a structure similar to that ofFIG. 16 and can be finished according to the steps described with respect thereto. - The structures discussed above can be utilized in construction of diverse electronic systems. For example, a
system 513 in accordance with a further embodiment of the invention includesmicroelectronic assembly 510 as described above in conjunction with otherelectronic components component 514 is a semiconductor chip whereascomponent 515 is a display screen, but any other components can be used. Of course, although only two additional components are depicted inFIG. 26 for clarity of illustration, the system may include any number of such components. Themicroelectronic assembly 510 as described above may be, for example, a microelectronic assembly as discussed above in connection withFIG. 1 , or a structure incorporating plural microelectronic assemblies as discussed with reference toFIG. 2 .Assembly 510 can further include any one of the embodiments described inFIGS. 3-25 . In a further variant, multiple variations may be provided, and any number of such structures may be used. Microelectronic assembly 510 andcomponents common housing 516, schematically depicted in broken lines, and are electrically interconnected with one another as necessary to form the desired circuit. In the exemplary system shown, the system includes acircuit panel 517 such as a flexible printed circuit board, and the circuit panel includesnumerous conductors 518, of which only one is depicted inFIG. 26 , interconnecting the components with one another. However, this is merely exemplary; any suitable structure for making electrical connections can be used.- The
housing 516 is depicted as a portable housing of the type usable, for example, in a cellular telephone or personal digital assistant, andscreen 515 is exposed at the surface of the housing. Wheremicroelectronic assembly 510 includes a light-sensitive element such as an imaging chip, alens 519 or other optical device also may be provided for routing light to the structure. Again, the simplified system shown inFIG. 26 is merely exemplary; other systems, including systems commonly regarded as fixed structures, such as desktop computers, routers and the like can be made using the structures discussed above. - Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.
Claims (48)
1. A microelectronic package comprising:
a substrate having a first region and a second region, the substrate having a first surface and a second surface remote from the first surface;
at least one microelectronic element overlying the first region on the first surface;
first electrically conductive elements exposed at one of the first surface and the second surface of the substrate within the second region, at least some of the first conductive elements electrically connected to the at least one microelectronic element;
substantially rigid metal elements overlying the first conductive elements and having end surfaces remote therefrom;
a bond metal joining the metal elements with the first conductive elements; and
a molded dielectric layer overlying at least the second region of the substrate and having a surface remote from the substrate, wherein the end surfaces of the metal elements are at least partially exposed at the surface of the molded dielectric layer.
2. The microelectronic package ofclaim 1 , wherein at least some of the first conductive elements are exposed at the second surface of the substrate within the second region and the molded dielectric layer overlies at least the second surface.
3. The microelectronic package ofclaim 1 , wherein the first conductive elements are exposed at the first surface of the substrate within the second region and the molded dielectric layer overlies at least the first surface.
4. The microelectronic package ofclaim 3 , further including second conductive elements exposed at the second surface of the substrate and electrically connected with at least some of the first conductive elements.
5. The microelectronic package ofclaim 1 , wherein a first one of the metal elements is adapted for carrying a first signal electric potential and a second one of the metal elements is adapted for simultaneously carrying a second electric potential, said second electric potential being different from said first signal electric potential.
6. The microelectronic package ofclaim 1 , wherein the molded dielectric layer overlies said microelectronic element.
7. The microelectronic package ofclaim 1 , wherein the molded dielectric layer has a first height above the first region and a second height above the second region, the first height being different from the second height.
8. The microelectronic package ofclaim 7 , wherein the first height is greater than the second height.
9. The microelectronic package ofclaim 1 , wherein the end surfaces of the metal elements are coplanar with the surface of the molded dielectric layer.
10. The microelectronic package ofclaim 9 , further including conductive pads exposed at the surface of the molded dielectric layer and electrically connected with the metal elements.
11. The microelectronic package ofclaim 1 , wherein the end surfaces of the metal elements are positioned between the first surface of the substrate and the surface of the molded dielectric layer, and wherein the molded dielectric layer has holes formed therein extending from the outside surface to expose the end surfaces of the metal elements.
12. The microelectronic package ofclaim 1 , wherein the molded dielectric layer has a major surface overlying at least the second region of the substrate, and the end surfaces of the metal elements project above the major surface.
13. The microelectronic package ofclaim 1 , wherein the metal elements taper from greater widths at the end surfaces in a direction towards the first conductive elements.
14. The microelectronic package ofclaim 13 , wherein the metal elements have surfaces of revolution about an axis.
15. The microelectronic package ofclaim 1 , wherein the metal elements are cylindrical in shape.
16. The microelectronic package ofclaim 1 , wherein the metal elements include a base region adjacent the bond metal and a tip region, adjacent to the end, and wherein each of the rigid metal elements has an axis and a circumferential surface which slopes toward or away from the axis in the vertical direction along the axis, such that the slope of the circumferential wall changes abruptly at a boundary between the tip region and the base region.
17. The microelectronic package ofclaim 1 , wherein the metal elements consist essentially of a material selected from the group consisting of copper, nickel, gold, and any combination thereof.
18. The microelectronic package ofclaim 17 , wherein the bond metal has a melting temperature below 300° C.
19. The microelectronic package ofclaim 1 , wherein a height of the metal elements extend through at least 60% of the thickness of the molded dielectric layer overlying at least the second region of the substrate.
20. The microelectronic package ofclaim 1 , wherein a height of the bond metal extends through at least 60% of the thickness of the molded dielectric layer overlying at least the second region of the substrate.
21. The microelectronic package ofclaim 20 , wherein the metal elements are pads.
22. The microelectronic package ofclaim 1 , further including a second substrate disposed on the outside surface of the molded dielectric layer and second conductive pads exposed at a surface of the second substrate and electrically connected to the end surfaces of the metal elements.
23. A microelectronic assembly, comprising:
a first microelectronic package according toclaim 1 ; and
a second microelectronic package including an outer surface having a plurality of connection elements exposed at a surface thereof and a microelectronic element electrically connected to the connection elements;
wherein at least a portion of the outer surface of the second microelectronic package overlies at least a portion of the surface of the molded dielectric layer and the connection elements of the second microelectronic package are electrically and mechanically connected to the end surfaces of the conductive projections of the first microelectronic package.
24. A microelectronic package comprising:
a substrate having a first surface and a second surface remote from the first surface;
a microelectronic element overlying the second surface;
first electrically conductive pads exposed at the first surface of the substrate within the second region, at least some of the first conductive pads electrically connected to the microelectronic element; and
substantially rigid metal elements overlying the first conductive elements and having end surfaces remote therefrom;
a bond metal joining the metal elements with the first conductive elements; and
a dielectric encapsulant layer overlying at least the second regions of the first surface, wherein the first and second conductive projections have end surfaces remote from the second region and are at least partially exposed at a surface of the dielectric encapsulant layer.
25. A method for making a microelectronic package, comprising:
providing a microelectronic assembly including a first substrate having a first surface with a plurality of electrically conductive elements exposed thereon, a carrier having a second surface spaced apart from the first surface of the substrate, and a plurality of substantially rigid metal elements extending from the carrier and joined to the conductive elements; and
removing the carrier from the microelectronic assembly, thereby exposing contact surfaces of respective ones of the plurality of metal elements remote from the first conductive pads.
26. The method ofclaim 25 , further comprising, prior to the step of removing the carrier, injecting a dielectric material between the first and second surfaces and around the conductive projections to form a molded dielectric layer.
27. The method ofclaim 25 , wherein each of the plurality of metal elements are joined to respective ones of the conductive elements through a bond metal.
28. The method ofclaim 25 , wherein the step of removing the carrier includes at least one of etching, lapping or peeling the carrier.
29. The method ofclaim 25 , further including forming the microelectronic subassembly from a first subassembly including the first substrate and the conductive elements and a second subassembly including the carrier and the metal elements, wherein the metal elements exposed first surfaces remote from the second surface, and wherein the microelectronic assembly is formed by attaching the first surfaces of the metal elements to the conductive elements of the second subassembly.
30. The method ofclaim 29 , wherein the step of forming the first microelectronic assembly includes attaching at least the first surfaces of the metal elements to the conductive pads of the second assembly by forming a plurality of masses of a bonding metal that are affixed to the first surfaces of the conductive projections and to respective ones of the conductive elements such that at least a portion of the bonding metal is disposed between the first surfaces and the conductive elements.
31. The method ofclaim 30 , wherein the bonding metal masses are formed by depositing solder on one of the group consisting of the conductive projections and the conductive elements.
32. The method ofclaim 25 , wherein the microelectronic assembly further includes a microelectronic element affixed on the substrate and electronically connected to at least some of the conductive elements.
33. The method ofclaim 32 , wherein the microelectronic element is included in the microelectronic assembly by a step of affixing the microelectronic element on the first substrate carried out prior to the step of removing the carrier.
34. The method ofclaim 32 , wherein the first surface of the first substrate includes first and second regions, the conductive elements being exposed at the first surface within the first region and the microelectronic element being attached on the first surface within the second region, the method further including molding a dielectric layer over the first and second regions of the first surface and at least a portion of said microelectronic element, wherein the molded dielectric layer includes an outer surface, and wherein the contact surfaces of the metal elements are exposed at the outer surface of the molded dielectric layer.
35. The method ofclaim 25 , further comprising affixing a microelectronic element to the first substrate and electronically connecting the microelectronic element to at least some of the conductive elements after the step of removing the carrier.
36. The method ofclaim 35 , wherein the first surface of the first substrate includes first and second regions, the conductive elements being exposed at the first surface within the first region and the microelectronic element being attached on the first surface within the second region, and wherein the molded dielectric layer is formed in a first dielectric layer portion and a second dielectric layer portion by the steps of:
forming the first dielectric layer portion over the first region of the first surface prior to the step of attaching the microelectronic element; and
forming the second dielectric layer portion over the second region of the first surface after the step of attaching the microelectronic element.
37. The method ofclaim 29 , wherein the second subassembly is formed by a method including the step of forming the metal elements on the second surface of the carrier.
38. The method ofclaim 37 , wherein the step of forming the metal elements includes selectively etching a metal layer on a carrier such that selected portions of the metal layer form the metal elements.
39. The method ofclaim 37 , wherein the first subassembly is formed including the steps of affixing a rigid metal layer to the second surface, depositing masses of a bonding metal along selected portions of the rigid metal layer such that first surfaces are defined on the masses of the bonding metal, and removing areas of the rigid metal layer outside of the selected portions thereof.
40. The method ofclaim 39 wherein the steps of forming the first subassembly further include the step of depositing a mask layer over the rigid metal layer, the mask layer having a plurality of openings therethrough that expose the selected portions of the metal layer, and wherein the step of depositing masses of the bonding metal includes depositing the masses within the openings.
41. The method ofclaim 40 , further including the step of removing the mask layer.
42. The method ofclaim 40 , wherein the mask layer acts as at least a portion of an encapsulant layer after the step of transferring the conductive projections.
43. The method ofclaim 39 , wherein the step of attaching the conductive projections includes heating the masses of the bonding metal.
44. The method ofclaim 25 , wherein the microelectronic assembly is formed by the steps of:
depositing a plurality of masses of a bonding metal on the conductive elements; and
affixing a structure to the plurality of masses, the structure including the carrier and a rigid metal layer, such that the plurality of masses are exposed at selected areas of the rigid metal layer that form the first conductive projections.
45. The method ofclaim 44 further including the step of removing the rigid metal layer outside of the selected areas.
46. A method for making a microelectronic assembly, comprising:
aligning first surfaces of rigid metal elements contained in a first microelectronic subassembly with respective conductive elements exposed at first surface of a second microelectronic subassembly, wherein the first microelectronic subassembly includes a first substrate and a plurality of the metal elements removably affixed to the substrate at second surfaces thereof, the first surfaces being remote therefrom;
transferring the metal elements to the second microelectronic subassembly by attaching the first surfaces of the metal elements to the conductive elements of the second microelectronic subassembly and detaching the conductive projections from the first substrate, thereby exposing contact surfaces of the second microelectronic subassembly on the conductive projections remote from the conductive pads; and
attaching a microelectronic element on the second microelectronic subassembly, thereby forming a microelectronic assembly, and electronically connecting the microelectronic element to the conductive pads.
47. A system comprising a microelectronic assembly according to any one ofclaim 1 or26 and one or more other electronic components electrically connected to the microelectronic assembly.
48. A system as claimed inclaim 47 , further comprising a housing, said microelectronic assembly and said other electronic components being mounted to said housing.
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/966,225US20120146206A1 (en) | 2010-12-13 | 2010-12-13 | Pin attachment |
| PCT/US2011/024143WO2012082168A1 (en) | 2010-12-13 | 2011-02-09 | Pin attachment |
| KR1020137018378AKR101519458B1 (en) | 2010-12-13 | 2011-02-09 | Pin attachment |
| JP2013544457AJP5687770B2 (en) | 2010-12-13 | 2011-02-09 | Pin attachment |
| CN201180067393.2ACN103354949B (en) | 2010-12-13 | 2011-02-09 | Pin connecting device |
| US14/497,572US9324681B2 (en) | 2010-12-13 | 2014-09-26 | Pin attachment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/966,225US20120146206A1 (en) | 2010-12-13 | 2010-12-13 | Pin attachment |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/497,572DivisionUS9324681B2 (en) | 2010-12-13 | 2014-09-26 | Pin attachment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20120146206A1true US20120146206A1 (en) | 2012-06-14 |
Family
ID=44146833
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/966,225AbandonedUS20120146206A1 (en) | 2010-12-13 | 2010-12-13 | Pin attachment |
| US14/497,572ActiveUS9324681B2 (en) | 2010-12-13 | 2014-09-26 | Pin attachment |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/497,572ActiveUS9324681B2 (en) | 2010-12-13 | 2014-09-26 | Pin attachment |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US20120146206A1 (en) |
| JP (1) | JP5687770B2 (en) |
| KR (1) | KR101519458B1 (en) |
| CN (1) | CN103354949B (en) |
| WO (1) | WO2012082168A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016123115A1 (en)* | 2015-01-29 | 2016-08-04 | Qualcomm Incorporated | Package-on-package (pop) structure |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9214454B2 (en)* | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
| CN106534728A (en)* | 2016-09-30 | 2017-03-22 | 天津大学 | CMOS image sensor architecture applied to spiral CT machine |
| US10522505B2 (en)* | 2017-04-06 | 2019-12-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
| IT201700055983A1 (en) | 2017-05-23 | 2018-11-23 | St Microelectronics Srl | PROCEDURE FOR PRODUCING SEMICONDUCTOR, SEMICONDUCTOR AND CORRESPONDENT CIRCUIT DEVICES |
| US10573573B2 (en)* | 2018-03-20 | 2020-02-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package and package-on-package structure having elliptical conductive columns |
| DE102018109920A1 (en)* | 2018-04-25 | 2019-10-31 | Dr. Ing. H.C. F. Porsche Aktiengesellschaft | Cooling of power electronic circuits |
Citations (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6509639B1 (en)* | 2001-07-27 | 2003-01-21 | Charles W. C. Lin | Three-dimensional stacked semiconductor package |
| US20050121764A1 (en)* | 2003-12-04 | 2005-06-09 | Debendra Mallik | Stackable integrated circuit packaging |
| US20070090524A1 (en)* | 2005-10-26 | 2007-04-26 | Abbott Donald C | Structure and method of molded QFN device suitable for miniaturization, multiple rows and stacking |
| US20070235856A1 (en)* | 2006-04-07 | 2007-10-11 | Tessera, Inc. | Substrate for a microelectronic package and method of fabricating thereof |
| US20070254406A1 (en)* | 2006-04-24 | 2007-11-01 | Advanced Semiconductor Engineering Inc. | Method for manufacturing stacked package structure |
| US20080017968A1 (en)* | 2006-07-18 | 2008-01-24 | Samsung Electronics Co., Ltd. | Stack type semiconductor package and method of fabricating the same |
| US20080073769A1 (en)* | 2006-09-27 | 2008-03-27 | Yen-Yi Wu | Semiconductor package and semiconductor device |
| US20080303132A1 (en)* | 2007-04-16 | 2008-12-11 | Tessera, Inc. | Semiconductor chip packages having cavities |
| US7550836B2 (en)* | 2006-10-27 | 2009-06-23 | Advanced Semiconductor Engineering, Inc. | Structure of package on package and method for fabricating the same |
| US20110068453A1 (en)* | 2009-09-21 | 2011-03-24 | Cho Namju | Integrated circuit packaging system with encapsulated via and method of manufacture thereof |
| US7928552B1 (en)* | 2010-03-12 | 2011-04-19 | Stats Chippac Ltd. | Integrated circuit packaging system with multi-tier conductive interconnects and method of manufacture thereof |
| US7932170B1 (en)* | 2008-06-23 | 2011-04-26 | Amkor Technology, Inc. | Flip chip bump structure and fabrication method |
| US20110140259A1 (en)* | 2009-12-16 | 2011-06-16 | Cho Namju | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof |
| US20110241193A1 (en)* | 2010-04-02 | 2011-10-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor Device Packages with Fan-Out and with Connecting Elements for Stacking and Manufacturing Methods Thereof |
| US8058101B2 (en)* | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
| US20120063090A1 (en)* | 2010-09-09 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling mechanism for stacked die package and method of manufacturing the same |
| US20120061814A1 (en)* | 2010-09-14 | 2012-03-15 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Leadframe Interposer Over Semiconductor Die and TSV Substrate for Vertical Electrical Interconnect |
| US20120146235A1 (en)* | 2010-12-09 | 2012-06-14 | Daesik Choi | Integrated circuit packaging system with vertical interconnection and method of manufacture thereof |
| US8217502B2 (en)* | 2010-06-08 | 2012-07-10 | Stats Chippac Ltd. | Integrated circuit packaging system with multipart conductive pillars and method of manufacture thereof |
| US8304900B2 (en)* | 2010-08-11 | 2012-11-06 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked lead and method of manufacture thereof |
| US8314492B2 (en)* | 2009-07-30 | 2012-11-20 | Lapis Semiconductor Co., Ltd. | Semiconductor package and package-on-package semiconductor device |
| US8319338B1 (en)* | 2007-10-01 | 2012-11-27 | Amkor Technology, Inc. | Thin stacked interposer package |
Family Cites Families (403)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1439262B2 (en) | 1963-07-23 | 1972-03-30 | Siemens AG, 1000 Berlin u. 8000 München | METHOD OF CONTACTING SEMICONDUCTOR COMPONENTS BY THERMOCOMPRESSION |
| US3358897A (en) | 1964-03-31 | 1967-12-19 | Tempress Res Co | Electric lead wire bonding tools |
| US3623649A (en) | 1969-06-09 | 1971-11-30 | Gen Motors Corp | Wedge bonding tool for the attachment of semiconductor leads |
| DE2119567C2 (en) | 1970-05-05 | 1983-07-14 | International Computers Ltd., London | Electrical connection device and method for making the same |
| DE2228703A1 (en) | 1972-06-13 | 1974-01-10 | Licentia Gmbh | PROCESS FOR MANUFACTURING A SPECIFIED SOLDER THICKNESS IN THE MANUFACTURING OF SEMI-CONDUCTOR COMPONENTS |
| US4327860A (en) | 1980-01-03 | 1982-05-04 | Kulicke And Soffa Ind. Inc. | Method of making slack free wire interconnections |
| US4422568A (en) | 1981-01-12 | 1983-12-27 | Kulicke And Soffa Industries, Inc. | Method of making constant bonding wire tail lengths |
| US4437604A (en) | 1982-03-15 | 1984-03-20 | Kulicke & Soffa Industries, Inc. | Method of making fine wire interconnections |
| JPS59189069U (en) | 1983-06-02 | 1984-12-14 | 昭和アルミニウム株式会社 | Cooling system |
| JPS61125062A (en) | 1984-11-22 | 1986-06-12 | Hitachi Ltd | Method and device for attaching pin |
| US4604644A (en) | 1985-01-28 | 1986-08-05 | International Business Machines Corporation | Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making |
| US5917707A (en) | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
| US5476211A (en) | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
| US4924353A (en) | 1985-12-20 | 1990-05-08 | Hughes Aircraft Company | Connector system for coupling to an integrated circuit chip |
| US4716049A (en) | 1985-12-20 | 1987-12-29 | Hughes Aircraft Company | Compressive pedestal for microminiature connections |
| US4793814A (en) | 1986-07-21 | 1988-12-27 | Rogers Corporation | Electrical circuit board interconnect |
| US4695870A (en) | 1986-03-27 | 1987-09-22 | Hughes Aircraft Company | Inverted chip carrier |
| JPS62226307A (en) | 1986-03-28 | 1987-10-05 | Toshiba Corp | robot equipment |
| US4771930A (en) | 1986-06-30 | 1988-09-20 | Kulicke And Soffa Industries Inc. | Apparatus for supplying uniform tail lengths |
| JPS6397941A (en) | 1986-10-14 | 1988-04-28 | Fuji Photo Film Co Ltd | Photosensitive material |
| KR970003915B1 (en) | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | Semiconductor memory device and semiconductor memory module using same |
| JP2642359B2 (en) | 1987-09-11 | 1997-08-20 | 株式会社日立製作所 | Semiconductor device |
| US5138438A (en) | 1987-06-24 | 1992-08-11 | Akita Electronics Co. Ltd. | Lead connections means for stacked tab packaged IC chips |
| US4804132A (en) | 1987-08-28 | 1989-02-14 | Difrancesco Louis | Method for cold bonding |
| US4845354A (en) | 1988-03-08 | 1989-07-04 | International Business Machines Corporation | Process control for laser wire bonding |
| US4998885A (en) | 1989-10-27 | 1991-03-12 | International Business Machines Corporation | Elastomeric area array interposer |
| US5077598A (en) | 1989-11-08 | 1991-12-31 | Hewlett-Packard Company | Strain relief flip-chip integrated circuit assembly with test fixturing |
| US5095187A (en) | 1989-12-20 | 1992-03-10 | Raychem Corporation | Weakening wire supplied through a wire bonder |
| CA2034700A1 (en) | 1990-01-23 | 1991-07-24 | Masanori Nishiguchi | Substrate for packaging a semiconductor device |
| AU645283B2 (en) | 1990-01-23 | 1994-01-13 | Sumitomo Electric Industries, Ltd. | Substrate for packaging a semiconductor device |
| US5083697A (en) | 1990-02-14 | 1992-01-28 | Difrancesco Louis | Particle-enhanced joining of metal surfaces |
| US4975079A (en) | 1990-02-23 | 1990-12-04 | International Business Machines Corp. | Connector assembly for chip testing |
| US4999472A (en) | 1990-03-12 | 1991-03-12 | Neinast James E | Electric arc system for ablating a surface coating |
| US5148265A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
| US5148266A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
| US5679977A (en) | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
| US5067382A (en) | 1990-11-02 | 1991-11-26 | Cray Computer Corporation | Method and apparatus for notching a lead wire attached to an IC chip to facilitate severing the wire |
| KR940001149B1 (en) | 1991-04-16 | 1994-02-14 | 삼성전자 주식회사 | Chip bonding method of semiconductor device |
| WO1993004375A1 (en) | 1991-08-23 | 1993-03-04 | Nchip, Inc. | Burn-in technologies for unpackaged integrated circuits |
| US5220489A (en) | 1991-10-11 | 1993-06-15 | Motorola, Inc. | Multicomponent integrated circuit package |
| JP2931936B2 (en) | 1992-01-17 | 1999-08-09 | 株式会社日立製作所 | Method for manufacturing lead frame for semiconductor device, lead frame for semiconductor device, and resin-sealed semiconductor device |
| US5831836A (en) | 1992-01-30 | 1998-11-03 | Lsi Logic | Power plane for semiconductor device |
| US5222014A (en) | 1992-03-02 | 1993-06-22 | Motorola, Inc. | Three-dimensional multi-chip pad array carrier |
| US5438224A (en) | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
| US5494667A (en) | 1992-06-04 | 1996-02-27 | Kabushiki Kaisha Hayahibara | Topically applied hair restorer containing pine extract |
| US6054756A (en) | 1992-07-24 | 2000-04-25 | Tessera, Inc. | Connection components with frangible leads and bus |
| WO1994003036A1 (en) | 1992-07-24 | 1994-02-03 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
| US5977618A (en) | 1992-07-24 | 1999-11-02 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
| US6295729B1 (en) | 1992-10-19 | 2001-10-02 | International Business Machines Corporation | Angled flying lead wire bonding process |
| US5371654A (en) | 1992-10-19 | 1994-12-06 | International Business Machines Corporation | Three dimensional high performance interconnection package |
| US20050062492A1 (en) | 2001-08-03 | 2005-03-24 | Beaman Brian Samuel | High density integrated circuit apparatus, test probe and methods of use thereof |
| JP2716336B2 (en) | 1993-03-10 | 1998-02-18 | 日本電気株式会社 | Integrated circuit device |
| JPH06268101A (en) | 1993-03-17 | 1994-09-22 | Hitachi Ltd | Semiconductor device and manufacturing method thereof, electronic device, lead frame and mounting substrate |
| US5340771A (en) | 1993-03-18 | 1994-08-23 | Lsi Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
| US5811982A (en) | 1995-11-27 | 1998-09-22 | International Business Machines Corporation | High density cantilevered probe for electronic devices |
| US20030048108A1 (en) | 1993-04-30 | 2003-03-13 | Beaman Brian Samuel | Structural design and processes to control probe position accuracy in a wafer test probe assembly |
| JP2981385B2 (en) | 1993-09-06 | 1999-11-22 | シャープ株式会社 | Structure of chip component type LED and method of manufacturing the same |
| US5346118A (en) | 1993-09-28 | 1994-09-13 | At&T Bell Laboratories | Surface mount solder assembly of leadless integrated circuit packages to substrates |
| US6835898B2 (en) | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
| US5455390A (en) | 1994-02-01 | 1995-10-03 | Tessera, Inc. | Microelectronics unit mounting with multiple lead bonding |
| JP3247384B2 (en) | 1994-03-18 | 2002-01-15 | 日立化成工業株式会社 | Semiconductor package manufacturing method and semiconductor package |
| US5802699A (en) | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
| US5615824A (en) | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
| JPH07335783A (en) | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | Semiconductor device and semiconductor device unit |
| US5468995A (en) | 1994-07-05 | 1995-11-21 | Motorola, Inc. | Semiconductor device having compliant columnar electrical connections |
| US6117694A (en) | 1994-07-07 | 2000-09-12 | Tessera, Inc. | Flexible lead structures and methods of making same |
| US6177636B1 (en) | 1994-12-29 | 2001-01-23 | Tessera, Inc. | Connection components with posts |
| US6828668B2 (en) | 1994-07-07 | 2004-12-07 | Tessera, Inc. | Flexible lead structures and methods of making same |
| US5688716A (en) | 1994-07-07 | 1997-11-18 | Tessera, Inc. | Fan-out semiconductor chip assembly |
| US5518964A (en) | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
| US5989936A (en) | 1994-07-07 | 1999-11-23 | Tessera, Inc. | Microelectronic assembly fabrication with terminal formation from a conductive layer |
| US5656550A (en) | 1994-08-24 | 1997-08-12 | Fujitsu Limited | Method of producing a semicondutor device having a lead portion with outer connecting terminal |
| US5659952A (en) | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
| US5541567A (en) | 1994-10-17 | 1996-07-30 | International Business Machines Corporation | Coaxial vias in an electronic substrate |
| US5495667A (en) | 1994-11-07 | 1996-03-05 | Micron Technology, Inc. | Method for forming contact pins for semiconductor dice and interconnects |
| US5736074A (en) | 1995-06-30 | 1998-04-07 | Micro Fab Technologies, Inc. | Manufacture of coated spheres |
| US5971253A (en) | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
| US5872051A (en) | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
| US5810609A (en) | 1995-08-28 | 1998-09-22 | Tessera, Inc. | Socket for engaging bump leads on a microelectronic device and methods therefor |
| US6211572B1 (en) | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
| JPH09134934A (en) | 1995-11-07 | 1997-05-20 | Sumitomo Metal Ind Ltd | Semiconductor package and semiconductor device |
| JP3332308B2 (en) | 1995-11-07 | 2002-10-07 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
| US5718361A (en) | 1995-11-21 | 1998-02-17 | International Business Machines Corporation | Apparatus and method for forming mold for metallic material |
| US5731709A (en) | 1996-01-26 | 1998-03-24 | Motorola, Inc. | Method for testing a ball grid array semiconductor device and a device for such testing |
| US5994152A (en) | 1996-02-21 | 1999-11-30 | Formfactor, Inc. | Fabricating interconnects and tips using sacrificial substrates |
| US6000126A (en) | 1996-03-29 | 1999-12-14 | General Dynamics Information Systems, Inc. | Method and apparatus for connecting area grid arrays to printed wire board |
| US6821821B2 (en) | 1996-04-18 | 2004-11-23 | Tessera, Inc. | Methods for manufacturing resistors using a sacrificial layer |
| DE19618227A1 (en) | 1996-05-07 | 1997-11-13 | Herbert Streckfus Gmbh | Method and device for soldering electronic components on a printed circuit board |
| US5976913A (en) | 1996-12-12 | 1999-11-02 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
| US6054337A (en) | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
| US6121676A (en) | 1996-12-13 | 2000-09-19 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
| US6133072A (en) | 1996-12-13 | 2000-10-17 | Tessera, Inc. | Microelectronic connector with planar elastomer sockets |
| US6225688B1 (en) | 1997-12-11 | 2001-05-01 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
| JP3400279B2 (en) | 1997-01-13 | 2003-04-28 | 株式会社新川 | Bump forming method |
| US5898991A (en) | 1997-01-16 | 1999-05-04 | International Business Machines Corporation | Methods of fabrication of coaxial vias and magnetic devices |
| US5839191A (en) | 1997-01-24 | 1998-11-24 | Unisys Corporation | Vibrating template method of placing solder balls on the I/O pads of an integrated circuit package |
| US6495914B1 (en) | 1997-08-19 | 2002-12-17 | Hitachi, Ltd. | Multi-chip module structure having conductive blocks to provide electrical connection between conductors on first and second sides of a conductive base substrate |
| CA2213590C (en) | 1997-08-21 | 2006-11-07 | Keith C. Carroll | Flexible circuit connector and method of making same |
| JP3859318B2 (en) | 1997-08-29 | 2006-12-20 | シチズン電子株式会社 | Electronic circuit packaging method |
| JP3937265B2 (en) | 1997-09-29 | 2007-06-27 | エルピーダメモリ株式会社 | Semiconductor device |
| JP2978861B2 (en) | 1997-10-28 | 1999-11-15 | 九州日本電気株式会社 | Molded BGA type semiconductor device and manufacturing method thereof |
| US6038136A (en) | 1997-10-29 | 2000-03-14 | Hestia Technologies, Inc. | Chip package with molded underfill |
| JPH11219984A (en) | 1997-11-06 | 1999-08-10 | Sharp Corp | Semiconductor device package, method of manufacturing the same, and circuit board therefor |
| US6222136B1 (en) | 1997-11-12 | 2001-04-24 | International Business Machines Corporation | Printed circuit board with continuous connective bumps |
| US6002168A (en) | 1997-11-25 | 1999-12-14 | Tessera, Inc. | Microelectronic component with rigid interposer |
| US6038133A (en) | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
| JPH11163022A (en) | 1997-11-28 | 1999-06-18 | Sony Corp | Semiconductor and manufacture of the same and electronic equipment |
| US6124546A (en) | 1997-12-03 | 2000-09-26 | Advanced Micro Devices, Inc. | Integrated circuit chip package and method of making the same |
| US6260264B1 (en) | 1997-12-08 | 2001-07-17 | 3M Innovative Properties Company | Methods for making z-axis electrical connections |
| US6052287A (en) | 1997-12-09 | 2000-04-18 | Sandia Corporation | Silicon ball grid array chip carrier |
| US5973391A (en) | 1997-12-11 | 1999-10-26 | Read-Rite Corporation | Interposer with embedded circuitry and method for using the same to package microelectronic units |
| JPH11220082A (en) | 1998-02-03 | 1999-08-10 | Oki Electric Ind Co Ltd | Semiconductor device |
| JP3536650B2 (en) | 1998-02-27 | 2004-06-14 | 富士ゼロックス株式会社 | Bump forming method and apparatus |
| KR100260997B1 (en) | 1998-04-08 | 2000-07-01 | 마이클 디. 오브라이언 | Semiconductor package |
| KR100266693B1 (en) | 1998-05-30 | 2000-09-15 | 김영환 | Stackable ball grid array semiconductor package and fabrication method thereof |
| KR100265563B1 (en) | 1998-06-29 | 2000-09-15 | 김영환 | Ball grid array package and fabricating method thereof |
| US6414391B1 (en) | 1998-06-30 | 2002-07-02 | Micron Technology, Inc. | Module assembly for stacked BGA packages with a common bus bar in the assembly |
| US6164523A (en) | 1998-07-01 | 2000-12-26 | Semiconductor Components Industries, Llc | Electronic component and method of manufacture |
| US5854507A (en) | 1998-07-21 | 1998-12-29 | Hewlett-Packard Company | Multiple chip assembly |
| US6515355B1 (en) | 1998-09-02 | 2003-02-04 | Micron Technology, Inc. | Passivation layer for packaged integrated circuits |
| JP2000091383A (en) | 1998-09-07 | 2000-03-31 | Ngk Spark Plug Co Ltd | Wiring board |
| US6194250B1 (en) | 1998-09-14 | 2001-02-27 | Motorola, Inc. | Low-profile microelectronic package |
| US6158647A (en) | 1998-09-29 | 2000-12-12 | Micron Technology, Inc. | Concave face wire bond capillary |
| US6684007B2 (en) | 1998-10-09 | 2004-01-27 | Fujitsu Limited | Optical coupling structures and the fabrication processes |
| JP2000311915A (en) | 1998-10-14 | 2000-11-07 | Texas Instr Inc <Ti> | Semiconductor device and bonding method |
| JP3407275B2 (en) | 1998-10-28 | 2003-05-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Bump and method of forming the same |
| US6332270B2 (en) | 1998-11-23 | 2001-12-25 | International Business Machines Corporation | Method of making high density integral test probe |
| US6206273B1 (en) | 1999-02-17 | 2001-03-27 | International Business Machines Corporation | Structures and processes to create a desired probetip contact geometry on a wafer test probe |
| KR100319609B1 (en) | 1999-03-09 | 2002-01-05 | 김영환 | A wire arrayed chip size package and the fabrication method thereof |
| US6177729B1 (en) | 1999-04-03 | 2001-01-23 | International Business Machines Corporation | Rolling ball connector |
| US6258625B1 (en) | 1999-05-18 | 2001-07-10 | International Business Machines Corporation | Method of interconnecting electronic components using a plurality of conductive studs |
| US6376769B1 (en) | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
| JP3398721B2 (en) | 1999-05-20 | 2003-04-21 | アムコー テクノロジー コリア インコーポレーティド | Semiconductor package and manufacturing method thereof |
| US6228687B1 (en) | 1999-06-28 | 2001-05-08 | Micron Technology, Inc. | Wafer-level package and methods of fabricating |
| TW417839U (en) | 1999-07-30 | 2001-01-01 | Shen Ming Tung | Stacked memory module structure and multi-layered stacked memory module structure using the same |
| JP4526651B2 (en) | 1999-08-12 | 2010-08-18 | 富士通セミコンダクター株式会社 | Semiconductor device |
| US6168965B1 (en) | 1999-08-12 | 2001-01-02 | Tower Semiconductor Ltd. | Method for making backside illuminated image sensor |
| CN101232777B (en) | 1999-09-02 | 2010-06-09 | 伊比登株式会社 | printed wiring board |
| US6867499B1 (en) | 1999-09-30 | 2005-03-15 | Skyworks Solutions, Inc. | Semiconductor packaging |
| JP3513444B2 (en) | 1999-10-20 | 2004-03-31 | 株式会社新川 | Method for forming pin-shaped wires |
| JP2001127246A (en) | 1999-10-29 | 2001-05-11 | Fujitsu Ltd | Semiconductor device |
| US6362525B1 (en) | 1999-11-09 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit structure including a passive element formed within a grid array substrate and method for making the same |
| JP3619410B2 (en) | 1999-11-18 | 2005-02-09 | 株式会社ルネサステクノロジ | Bump forming method and system |
| JP3798597B2 (en) | 1999-11-30 | 2006-07-19 | 富士通株式会社 | Semiconductor device |
| JP3566156B2 (en) | 1999-12-02 | 2004-09-15 | 株式会社新川 | Method for forming pin-shaped wires |
| KR100426494B1 (en) | 1999-12-20 | 2004-04-13 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and its manufacturing method |
| US6790757B1 (en) | 1999-12-20 | 2004-09-14 | Agere Systems Inc. | Wire bonding method for copper interconnects in semiconductor devices |
| JP2001196407A (en) | 2000-01-14 | 2001-07-19 | Seiko Instruments Inc | Semiconductor device and method of forming the same |
| US6710454B1 (en) | 2000-02-16 | 2004-03-23 | Micron Technology, Inc. | Adhesive layer for an electronic apparatus having multiple semiconductor devices |
| JP2001339011A (en) | 2000-03-24 | 2001-12-07 | Shinko Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
| JP3980807B2 (en) | 2000-03-27 | 2007-09-26 | 株式会社東芝 | Semiconductor device and semiconductor module |
| JP2001274196A (en) | 2000-03-28 | 2001-10-05 | Rohm Co Ltd | Semiconductor device |
| KR100583491B1 (en) | 2000-04-07 | 2006-05-24 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and manufacturing method |
| US6578754B1 (en) | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
| US6531335B1 (en) | 2000-04-28 | 2003-03-11 | Micron Technology, Inc. | Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods |
| JP2001326236A (en) | 2000-05-12 | 2001-11-22 | Nec Kyushu Ltd | Manufacturing method of semiconductor device |
| US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
| US6647310B1 (en) | 2000-05-30 | 2003-11-11 | Advanced Micro Devices, Inc. | Temperature control of an integrated circuit |
| US6531784B1 (en) | 2000-06-02 | 2003-03-11 | Amkor Technology, Inc. | Semiconductor package with spacer strips |
| US6560117B2 (en) | 2000-06-28 | 2003-05-06 | Micron Technology, Inc. | Packaged microelectronic die assemblies and methods of manufacture |
| US6476583B2 (en) | 2000-07-21 | 2002-11-05 | Jomahip, Llc | Automatic battery charging system for a battery back-up DC power supply |
| SE517086C2 (en) | 2000-08-08 | 2002-04-09 | Ericsson Telefon Ab L M | Method for securing solder beads and any components attached to one and the same side of a substrate |
| US6462575B1 (en) | 2000-08-28 | 2002-10-08 | Micron Technology, Inc. | Method and system for wafer level testing and burning-in semiconductor components |
| JP3874062B2 (en) | 2000-09-05 | 2007-01-31 | セイコーエプソン株式会社 | Semiconductor device |
| US6507104B2 (en) | 2000-09-07 | 2003-01-14 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with embedded heat-dissipating device |
| US7009297B1 (en) | 2000-10-13 | 2006-03-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with embedded metal particle |
| US6423570B1 (en) | 2000-10-18 | 2002-07-23 | Intel Corporation | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby |
| JP4505983B2 (en) | 2000-12-01 | 2010-07-21 | 日本電気株式会社 | Semiconductor device |
| JP3798620B2 (en)* | 2000-12-04 | 2006-07-19 | 富士通株式会社 | Manufacturing method of semiconductor device |
| TW511405B (en) | 2000-12-27 | 2002-11-21 | Matsushita Electric Industrial Co Ltd | Device built-in module and manufacturing method thereof |
| KR100393102B1 (en) | 2000-12-29 | 2003-07-31 | 앰코 테크놀로지 코리아 주식회사 | Stacked semiconductor package |
| AUPR244801A0 (en) | 2001-01-10 | 2001-02-01 | Silverbrook Research Pty Ltd | A method and apparatus (WSM01) |
| US6388322B1 (en) | 2001-01-17 | 2002-05-14 | Aralight, Inc. | Article comprising a mechanically compliant bump |
| JP2002280414A (en) | 2001-03-22 | 2002-09-27 | Mitsubishi Electric Corp | Semiconductor device and method of manufacturing the same |
| JP2002289769A (en) | 2001-03-26 | 2002-10-04 | Matsushita Electric Ind Co Ltd | Stacked semiconductor device and method of manufacturing the same |
| SG108245A1 (en) | 2001-03-30 | 2005-01-28 | Micron Technology Inc | Ball grid array interposer, packages and methods |
| US7115986B2 (en) | 2001-05-02 | 2006-10-03 | Micron Technology, Inc. | Flexible ball grid array chip scale packages |
| TW544826B (en)* | 2001-05-18 | 2003-08-01 | Nec Electronics Corp | Flip-chip-type semiconductor device and manufacturing method thereof |
| US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
| US6754407B2 (en) | 2001-06-26 | 2004-06-22 | Intel Corporation | Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board |
| US20030006494A1 (en) | 2001-07-03 | 2003-01-09 | Lee Sang Ho | Thin profile stackable semiconductor package and method for manufacturing |
| US6765287B1 (en) | 2001-07-27 | 2004-07-20 | Charles W. C. Lin | Three-dimensional stacked semiconductor package |
| JP4023159B2 (en) | 2001-07-31 | 2007-12-19 | ソニー株式会社 | Manufacturing method of semiconductor device and manufacturing method of laminated semiconductor device |
| US6550666B2 (en) | 2001-08-21 | 2003-04-22 | Advanpack Solutions Pte Ltd | Method for forming a flip chip on leadframe semiconductor package |
| US7605479B2 (en) | 2001-08-22 | 2009-10-20 | Tessera, Inc. | Stacked chip assembly with encapsulant layer |
| US7176506B2 (en) | 2001-08-28 | 2007-02-13 | Tessera, Inc. | High frequency chip packages with connecting elements |
| US20030057544A1 (en) | 2001-09-13 | 2003-03-27 | Nathan Richard J. | Integrated assembly protocol |
| JP2003122611A (en) | 2001-10-11 | 2003-04-25 | Oki Electric Ind Co Ltd | Data providing method and server device |
| JP4257771B2 (en) | 2001-10-16 | 2009-04-22 | シンジーテック株式会社 | Conductive blade |
| JP3875077B2 (en) | 2001-11-16 | 2007-01-31 | 富士通株式会社 | Electronic device and device connection method |
| US20030094666A1 (en) | 2001-11-16 | 2003-05-22 | R-Tec Corporation | Interposer |
| JP2003174124A (en) | 2001-12-04 | 2003-06-20 | Sainekkusu:Kk | Method for forming external electrode of semiconductor device |
| JP2003197669A (en) | 2001-12-28 | 2003-07-11 | Seiko Epson Corp | Bonding method and bonding apparatus |
| TW584950B (en) | 2001-12-31 | 2004-04-21 | Megic Corp | Chip packaging structure and process thereof |
| JP3935370B2 (en) | 2002-02-19 | 2007-06-20 | セイコーエプソン株式会社 | Bumped semiconductor element manufacturing method, semiconductor device and manufacturing method thereof, circuit board, and electronic device |
| SG115456A1 (en) | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Semiconductor die packages with recessed interconnecting structures and methods for assembling the same |
| US6653723B2 (en) | 2002-03-09 | 2003-11-25 | Fujitsu Limited | System for providing an open-cavity low profile encapsulated semiconductor package |
| KR100452819B1 (en) | 2002-03-18 | 2004-10-15 | 삼성전기주식회사 | Chip scale package and method of fabricating the same |
| US6979230B2 (en) | 2002-03-20 | 2005-12-27 | Gabe Cherian | Light socket |
| US7323767B2 (en) | 2002-04-25 | 2008-01-29 | Micron Technology, Inc. | Standoffs for centralizing internals in packaging process |
| US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
| US6756252B2 (en) | 2002-07-17 | 2004-06-29 | Texas Instrument Incorporated | Multilayer laser trim interconnect method |
| US6987032B1 (en) | 2002-07-19 | 2006-01-17 | Asat Ltd. | Ball grid array package and process for manufacturing same |
| TW549592U (en) | 2002-08-16 | 2003-08-21 | Via Tech Inc | Integrated circuit package with a balanced-part structure |
| US6740546B2 (en) | 2002-08-21 | 2004-05-25 | Micron Technology, Inc. | Packaged microelectronic devices and methods for assembling microelectronic devices |
| US6964881B2 (en) | 2002-08-27 | 2005-11-15 | Micron Technology, Inc. | Multi-chip wafer level system packages and methods of forming same |
| US7294928B2 (en) | 2002-09-06 | 2007-11-13 | Tessera, Inc. | Components, methods and assemblies for stacked packages |
| US7229906B2 (en) | 2002-09-19 | 2007-06-12 | Kulicke And Soffa Industries, Inc. | Method and apparatus for forming bumps for semiconductor interconnections using a wire bonding machine |
| KR20050071524A (en) | 2002-09-30 | 2005-07-07 | 어드밴스드 인터커넥트 테크놀로지스 리미티드 | Thermal enhanced package for block mold assembly |
| US7045884B2 (en) | 2002-10-04 | 2006-05-16 | International Rectifier Corporation | Semiconductor device package |
| AU2003298595A1 (en) | 2002-10-08 | 2004-05-04 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package |
| TW567601B (en) | 2002-10-18 | 2003-12-21 | Siliconware Precision Industries Co Ltd | Module device of stacked semiconductor package and method for fabricating the same |
| TWI221664B (en) | 2002-11-07 | 2004-10-01 | Via Tech Inc | Structure of chip package and process thereof |
| JP2004172477A (en) | 2002-11-21 | 2004-06-17 | Kaijo Corp | Wire loop form, semiconductor device having the same, wire bonding method, and semiconductor manufacturing apparatus |
| JP4464041B2 (en) | 2002-12-13 | 2010-05-19 | キヤノン株式会社 | Columnar structure, electrode having columnar structure, and manufacturing method thereof |
| KR100621991B1 (en) | 2003-01-03 | 2006-09-13 | 삼성전자주식회사 | Chip Scale Stacking Package |
| JP2004221257A (en) | 2003-01-14 | 2004-08-05 | Seiko Epson Corp | Wire bonding method and wire bonding apparatus |
| US20040217471A1 (en) | 2003-02-27 | 2004-11-04 | Tessera, Inc. | Component and assemblies with ends offset downwardly |
| JP3885747B2 (en) | 2003-03-13 | 2007-02-28 | 株式会社デンソー | Wire bonding method |
| JP2004343030A (en) | 2003-03-31 | 2004-12-02 | North:Kk | Wiring circuit board, manufacturing method thereof, circuit module provided with this wiring circuit board |
| JP4199588B2 (en) | 2003-04-25 | 2008-12-17 | テセラ・インターコネクト・マテリアルズ，インコーポレイテッド | Wiring circuit board manufacturing method and semiconductor integrated circuit device manufacturing method using the wiring circuit board |
| DE10320646A1 (en) | 2003-05-07 | 2004-09-16 | Infineon Technologies Ag | Electronic component, typically integrated circuit, system support and manufacturing method, with support containing component positions in lines and columns, starting with coating auxiliary support with photosensitive layer |
| JP4145730B2 (en) | 2003-06-17 | 2008-09-03 | 松下電器産業株式会社 | Module with built-in semiconductor |
| US20040262728A1 (en) | 2003-06-30 | 2004-12-30 | Sterrett Terry L. | Modular device assemblies |
| KR100604821B1 (en) | 2003-06-30 | 2006-07-26 | 삼성전자주식회사 | Stacked ball grid array package and its manufacturing method |
| US7227095B2 (en) | 2003-08-06 | 2007-06-05 | Micron Technology, Inc. | Wire bonders and methods of wire-bonding |
| KR100546374B1 (en) | 2003-08-28 | 2006-01-26 | 삼성전자주식회사 | Multilayer semiconductor package having a center pad and its manufacturing method |
| US7372151B1 (en) | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
| US7061096B2 (en) | 2003-09-24 | 2006-06-13 | Silicon Pipe, Inc. | Multi-surface IC packaging structures and methods for their manufacture |
| WO2005031861A1 (en) | 2003-09-26 | 2005-04-07 | Tessera, Inc. | Structure and method of making capped chips including a flowable conductive medium |
| US7462936B2 (en) | 2003-10-06 | 2008-12-09 | Tessera, Inc. | Formation of circuitry with modification of feature height |
| US8641913B2 (en) | 2003-10-06 | 2014-02-04 | Tessera, Inc. | Fine pitch microcontacts and method for forming thereof |
| JP4272968B2 (en) | 2003-10-16 | 2009-06-03 | エルピーダメモリ株式会社 | Semiconductor device and semiconductor chip control method |
| JP4167965B2 (en) | 2003-11-07 | 2008-10-22 | テセラ・インターコネクト・マテリアルズ，インコーポレイテッド | Method for manufacturing wiring circuit member |
| KR100564585B1 (en) | 2003-11-13 | 2006-03-28 | 삼성전자주식회사 | Dual Stacked BA Packages and Multiple Stacked BA Packages |
| TWI227555B (en) | 2003-11-17 | 2005-02-01 | Advanced Semiconductor Eng | Structure of chip package and the process thereof |
| KR100621992B1 (en) | 2003-11-19 | 2006-09-13 | 삼성전자주식회사 | Wafer Level Stack Structure and Method of Heterogeneous Devices and System-in-Package Using the Same |
| JP2005183923A (en) | 2003-11-28 | 2005-07-07 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
| JP2005175019A (en) | 2003-12-08 | 2005-06-30 | Sharp Corp | Semiconductor device and stacked semiconductor device |
| US8970049B2 (en) | 2003-12-17 | 2015-03-03 | Chippac, Inc. | Multiple chip package module having inverted package stacked over die |
| DE10360708B4 (en) | 2003-12-19 | 2008-04-10 | Infineon Technologies Ag | Semiconductor module with a semiconductor stack, rewiring plate, and method of making the same |
| JP4334996B2 (en) | 2003-12-24 | 2009-09-30 | 株式会社フジクラ | SUBSTRATE FOR MULTILAYER WIRING BOARD, DOUBLE WIRE WIRING BOARD AND METHOD FOR PRODUCING THEM |
| US7495644B2 (en) | 2003-12-26 | 2009-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method for manufacturing display device |
| US6917098B1 (en) | 2003-12-29 | 2005-07-12 | Texas Instruments Incorporated | Three-level leadframe for no-lead packages |
| US6900530B1 (en) | 2003-12-29 | 2005-05-31 | Ramtek Technology, Inc. | Stacked IC |
| US7176043B2 (en) | 2003-12-30 | 2007-02-13 | Tessera, Inc. | Microelectronic packages and methods therefor |
| US7709968B2 (en) | 2003-12-30 | 2010-05-04 | Tessera, Inc. | Micro pin grid array with pin motion isolation |
| US8207604B2 (en)* | 2003-12-30 | 2012-06-26 | Tessera, Inc. | Microelectronic package comprising offset conductive posts on compliant layer |
| JP2005203497A (en) | 2004-01-14 | 2005-07-28 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
| US20050173807A1 (en) | 2004-02-05 | 2005-08-11 | Jianbai Zhu | High density vertically stacked semiconductor device |
| US8399972B2 (en) | 2004-03-04 | 2013-03-19 | Skyworks Solutions, Inc. | Overmolded semiconductor package with a wirebond cage for EMI shielding |
| US7095105B2 (en) | 2004-03-23 | 2006-08-22 | Texas Instruments Incorporated | Vertically stacked semiconductor device |
| JP4484035B2 (en) | 2004-04-06 | 2010-06-16 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
| US8092734B2 (en) | 2004-05-13 | 2012-01-10 | Aptina Imaging Corporation | Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers |
| US6962864B1 (en) | 2004-05-26 | 2005-11-08 | National Chung Cheng University | Wire-bonding method for chips with copper interconnects by introducing a thin layer |
| US7233057B2 (en) | 2004-05-28 | 2007-06-19 | Nokia Corporation | Integrated circuit package with optimized mold shape |
| US7453157B2 (en) | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
| US8646675B2 (en) | 2004-11-02 | 2014-02-11 | Hid Global Gmbh | Laying apparatus, contact-making apparatus, movement system, laying and contact-making unit, production system, method for production and a transponder unit |
| KR101313391B1 (en) | 2004-11-03 | 2013-10-01 | 테세라, 인코포레이티드 | Stacked packaging improvements |
| US7750483B1 (en) | 2004-11-10 | 2010-07-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal |
| KR100674926B1 (en) | 2004-12-08 | 2007-01-26 | 삼성전자주식회사 | Memory card and its manufacturing method |
| JP4504798B2 (en) | 2004-12-16 | 2010-07-14 | パナソニック株式会社 | Multistage semiconductor module |
| JP2006186086A (en) | 2004-12-27 | 2006-07-13 | Itoo:Kk | Method for soldering printed circuit board and guide plate for preventing bridge |
| DE102005006333B4 (en) | 2005-02-10 | 2007-10-18 | Infineon Technologies Ag | Semiconductor device having a plurality of bonding terminals and bonded contact elements of different metal composition and method for producing the same |
| DE102005006995B4 (en) | 2005-02-15 | 2008-01-24 | Infineon Technologies Ag | Semiconductor device with plastic housing and external connections and method for producing the same |
| KR100630741B1 (en) | 2005-03-04 | 2006-10-02 | 삼성전자주식회사 | Multilayer Molding Semiconductor Package and Manufacturing Method Thereof |
| US7371676B2 (en) | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
| TWI284394B (en) | 2005-05-12 | 2007-07-21 | Advanced Semiconductor Eng | Lid used in package structure and the package structure of having the same |
| JP2006324553A (en) | 2005-05-20 | 2006-11-30 | Renesas Technology Corp | Semiconductor device and method of manufacturing same |
| US7216794B2 (en) | 2005-06-09 | 2007-05-15 | Texas Instruments Incorporated | Bond capillary design for ribbon wire bonding |
| JP4322844B2 (en) | 2005-06-10 | 2009-09-02 | シャープ株式会社 | Semiconductor device and stacked semiconductor device |
| US20100078795A1 (en) | 2005-07-01 | 2010-04-01 | Koninklijke Philips Electronics, N.V. | Electronic device |
| US7476608B2 (en) | 2005-07-14 | 2009-01-13 | Hewlett-Packard Development Company, L.P. | Electrically connecting substrate with electrical device |
| JP5522561B2 (en) | 2005-08-31 | 2014-06-18 | マイクロン テクノロジー， インク． | Microelectronic device package, stacked microelectronic device package, and method of manufacturing microelectronic device |
| US7675152B2 (en) | 2005-09-01 | 2010-03-09 | Texas Instruments Incorporated | Package-on-package semiconductor assembly |
| JP2007123595A (en) | 2005-10-28 | 2007-05-17 | Nec Corp | Semiconductor device and its mounting structure |
| CN101356633B (en) | 2005-11-01 | 2011-03-23 | Nxp股份有限公司 | Method for packaging semiconductor die and die package formed by the method |
| JP4530975B2 (en) | 2005-11-14 | 2010-08-25 | 株式会社新川 | Wire bonding method |
| JP2007142042A (en) | 2005-11-16 | 2007-06-07 | Sharp Corp | Semiconductor package and manufacturing method thereof, semiconductor module, and electronic device |
| US20070190747A1 (en) | 2006-01-23 | 2007-08-16 | Tessera Technologies Hungary Kft. | Wafer level packaging to lidded chips |
| SG135074A1 (en) | 2006-02-28 | 2007-09-28 | Micron Technology Inc | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
| US7390700B2 (en) | 2006-04-07 | 2008-06-24 | Texas Instruments Incorporated | Packaged system of semiconductor chips having a semiconductor interposer |
| JP5598787B2 (en) | 2006-04-17 | 2014-10-01 | マイクロンメモリジャパン株式会社 | Manufacturing method of stacked semiconductor device |
| US7780064B2 (en) | 2006-06-02 | 2010-08-24 | Asm Technology Singapore Pte Ltd | Wire bonding method for forming low-loop profiles |
| JP4961848B2 (en) | 2006-06-12 | 2012-06-27 | 日本電気株式会社 | WIRING BOARD HAVING METAL POST, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE MODULE MANUFACTURING METHOD |
| US7967062B2 (en) | 2006-06-16 | 2011-06-28 | International Business Machines Corporation | Thermally conductive composite interface, cooled electronic assemblies employing the same, and methods of fabrication thereof |
| US20070290325A1 (en) | 2006-06-16 | 2007-12-20 | Lite-On Semiconductor Corporation | Surface mounting structure and packaging method thereof |
| WO2008014633A1 (en) | 2006-06-29 | 2008-02-07 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
| KR100792352B1 (en) | 2006-07-06 | 2008-01-08 | 삼성전기주식회사 | Bottom substrate of package on package and manufacturing method thereof |
| US20080023805A1 (en) | 2006-07-26 | 2008-01-31 | Texas Instruments Incorporated | Array-Processed Stacked Semiconductor Packages |
| US8048479B2 (en)* | 2006-08-01 | 2011-11-01 | Qimonda Ag | Method for placing material onto a target board by means of a transfer board |
| JP2008039502A (en) | 2006-08-03 | 2008-02-21 | Alps Electric Co Ltd | Contact and its manufacturing method |
| US7486525B2 (en) | 2006-08-04 | 2009-02-03 | International Business Machines Corporation | Temporary chip attach carrier |
| US7425758B2 (en) | 2006-08-28 | 2008-09-16 | Micron Technology, Inc. | Metal core foldover package structures |
| KR20080020069A (en) | 2006-08-30 | 2008-03-05 | 삼성전자주식회사 | Semiconductor package and manufacturing method |
| KR100891516B1 (en) | 2006-08-31 | 2009-04-06 | 주식회사 하이닉스반도체 | Stackable FB A type semiconductor package and stacked package using the same |
| KR100770934B1 (en) | 2006-09-26 | 2007-10-26 | 삼성전자주식회사 | Semiconductor package and semiconductor system package using the same |
| US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
| KR100817073B1 (en) | 2006-11-03 | 2008-03-26 | 삼성전자주식회사 | Semiconductor chip stack package with bending prevention reinforcement connected to the board |
| US8193034B2 (en) | 2006-11-10 | 2012-06-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming vertical interconnect structure using stud bumps |
| WO2008065896A1 (en) | 2006-11-28 | 2008-06-05 | Kyushu Institute Of Technology | Method for manufacturing semiconductor device having dual-face electrode structure and semiconductor device manufactured by the method |
| US8598717B2 (en) | 2006-12-27 | 2013-12-03 | Spansion Llc | Semiconductor device and method for manufacturing the same |
| KR100757345B1 (en) | 2006-12-29 | 2007-09-10 | 삼성전자주식회사 | Flip chip package and manufacturing method thereof |
| US20080156518A1 (en) | 2007-01-03 | 2008-07-03 | Tessera, Inc. | Alignment and cutting of microelectronic substrates |
| TWI332702B (en) | 2007-01-09 | 2010-11-01 | Advanced Semiconductor Eng | Stackable semiconductor package and the method for making the same |
| US7719122B2 (en) | 2007-01-11 | 2010-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | System-in-package packaging for minimizing bond wire contamination and yield loss |
| JP4823089B2 (en) | 2007-01-31 | 2011-11-24 | 株式会社東芝 | Manufacturing method of stacked semiconductor device |
| CN101617400A (en) | 2007-01-31 | 2009-12-30 | 富士通微电子株式会社 | Semiconductor device and manufacture method thereof |
| US8685792B2 (en) | 2007-03-03 | 2014-04-01 | Stats Chippac Ltd. | Integrated circuit package system with interposer |
| US8405196B2 (en) | 2007-03-05 | 2013-03-26 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
| US7517733B2 (en) | 2007-03-22 | 2009-04-14 | Stats Chippac, Ltd. | Leadframe design for QFN package with top terminal leads |
| US8183684B2 (en) | 2007-03-23 | 2012-05-22 | Semiconductor Components Industries, Llc | Semiconductor device and method of manufacturing the same |
| JP4926787B2 (en) | 2007-03-30 | 2012-05-09 | アオイ電子株式会社 | Manufacturing method of semiconductor device |
| WO2008120755A1 (en)* | 2007-03-30 | 2008-10-09 | Nec Corporation | Circuit board incorporating functional element, method for manufacturing the circuit board, and electronic device |
| US7589394B2 (en) | 2007-04-10 | 2009-09-15 | Ibiden Co., Ltd. | Interposer |
| JP5003260B2 (en) | 2007-04-13 | 2012-08-15 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
| KR20080094251A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Wafer level package and manufacturing method thereof |
| US20080284045A1 (en) | 2007-05-18 | 2008-11-20 | Texas Instruments Incorporated | Method for Fabricating Array-Molded Package-On-Package |
| JP2008306128A (en) | 2007-06-11 | 2008-12-18 | Shinko Electric Ind Co Ltd | Semiconductor device and its production process |
| KR100865125B1 (en) | 2007-06-12 | 2008-10-24 | 삼성전기주식회사 | Semiconductor package and manufacturing method |
| US7944034B2 (en) | 2007-06-22 | 2011-05-17 | Texas Instruments Incorporated | Array molded package-on-package having redistribution lines |
| JP5179787B2 (en) | 2007-06-22 | 2013-04-10 | ラピスセミコンダクタ株式会社 | Semiconductor device and manufacturing method thereof |
| SG148901A1 (en) | 2007-07-09 | 2009-01-29 | Micron Technology Inc | Packaged semiconductor assemblies and methods for manufacturing such assemblies |
| KR20090007120A (en) | 2007-07-13 | 2009-01-16 | 삼성전자주식회사 | Wafer level laminated package to achieve redistribution through encapsulation and manufacturing method |
| US7781877B2 (en) | 2007-08-07 | 2010-08-24 | Micron Technology, Inc. | Packaged integrated circuit devices with through-body conductive vias, and methods of making same |
| JP2009044110A (en) | 2007-08-13 | 2009-02-26 | Elpida Memory Inc | Semiconductor device and its manufacturing method |
| SG150396A1 (en) | 2007-08-16 | 2009-03-30 | Micron Technology Inc | Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods |
| JP2009088254A (en) | 2007-09-28 | 2009-04-23 | Toshiba Corp | Electronic component package and method of manufacturing electronic component package |
| JP5629580B2 (en)* | 2007-09-28 | 2014-11-19 | テッセラ，インコーポレイテッド | Flip chip interconnect with double posts |
| KR20090033605A (en) | 2007-10-01 | 2009-04-06 | 삼성전자주식회사 | Multilayer semiconductor package, method for forming the same and electronic device having same |
| US20090091009A1 (en) | 2007-10-03 | 2009-04-09 | Corisis David J | Stackable integrated circuit package |
| US8008183B2 (en) | 2007-10-04 | 2011-08-30 | Texas Instruments Incorporated | Dual capillary IC wirebonding |
| TWI360207B (en)* | 2007-10-22 | 2012-03-11 | Advanced Semiconductor Eng | Chip package structure and method of manufacturing |
| TWI389220B (en) | 2007-10-22 | 2013-03-11 | 矽品精密工業股份有限公司 | Semiconductor package and method for fabricating the same |
| US20090127686A1 (en) | 2007-11-21 | 2009-05-21 | Advanced Chip Engineering Technology Inc. | Stacking die package structure for semiconductor devices and method of the same |
| KR100886100B1 (en) | 2007-11-29 | 2009-02-27 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and manufacturing method thereof |
| US7902644B2 (en) | 2007-12-07 | 2011-03-08 | Stats Chippac Ltd. | Integrated circuit package system for electromagnetic isolation |
| US7964956B1 (en) | 2007-12-10 | 2011-06-21 | Oracle America, Inc. | Circuit packaging and connectivity |
| US8390117B2 (en)* | 2007-12-11 | 2013-03-05 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
| US20090170241A1 (en) | 2007-12-26 | 2009-07-02 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
| US8120186B2 (en)* | 2008-02-15 | 2012-02-21 | Qimonda Ag | Integrated circuit and method |
| US8258015B2 (en) | 2008-02-22 | 2012-09-04 | Stats Chippac Ltd. | Integrated circuit package system with penetrable film adhesive |
| US7919871B2 (en) | 2008-03-21 | 2011-04-05 | Stats Chippac Ltd. | Integrated circuit package system for stackable devices |
| JP5043743B2 (en) | 2008-04-18 | 2012-10-10 | ラピスセミコンダクタ株式会社 | Manufacturing method of semiconductor device |
| KR20090123680A (en) | 2008-05-28 | 2009-12-02 | 주식회사 하이닉스반도체 | Laminated Semiconductor Packages |
| US8021907B2 (en) | 2008-06-09 | 2011-09-20 | Stats Chippac, Ltd. | Method and apparatus for thermally enhanced semiconductor package |
| US7859033B2 (en) | 2008-07-09 | 2010-12-28 | Eastman Kodak Company | Wafer level processing for backside illuminated sensors |
| TWI372453B (en) | 2008-09-01 | 2012-09-11 | Advanced Semiconductor Eng | Copper bonding wire, wire bonding structure and method for processing and bonding a wire |
| SG158823A1 (en) | 2008-07-18 | 2010-02-26 | United Test & Assembly Ct Ltd | Packaging structural member |
| US8004093B2 (en) | 2008-08-01 | 2011-08-23 | Stats Chippac Ltd. | Integrated circuit package stacking system |
| KR20100033012A (en) | 2008-09-19 | 2010-03-29 | 주식회사 하이닉스반도체 | Semiconductor package and stacked semiconductor package having the same |
| US7842541B1 (en) | 2008-09-24 | 2010-11-30 | Amkor Technology, Inc. | Ultra thin package and fabrication method |
| US8063475B2 (en) | 2008-09-26 | 2011-11-22 | Stats Chippac Ltd. | Semiconductor package system with through silicon via interposer |
| JPWO2010041630A1 (en) | 2008-10-10 | 2012-03-08 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
| JP5185062B2 (en) | 2008-10-21 | 2013-04-17 | パナソニック株式会社 | Multilayer semiconductor device and electronic device |
| MY149251A (en) | 2008-10-23 | 2013-07-31 | Carsem M Sdn Bhd | Wafer-level package using stud bump coated with solder |
| KR101461630B1 (en) | 2008-11-06 | 2014-11-20 | 삼성전자주식회사 | Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof |
| TW201023308A (en) | 2008-12-01 | 2010-06-16 | Advanced Semiconductor Eng | Package-on-package device, semiconductor package and method for manufacturing the same |
| KR101011863B1 (en) | 2008-12-02 | 2011-01-31 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and manufacturing method thereof |
| US7642128B1 (en)* | 2008-12-12 | 2010-01-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
| US8012797B2 (en) | 2009-01-07 | 2011-09-06 | Advanced Semiconductor Engineering, Inc. | Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries |
| JP2010177597A (en)* | 2009-01-30 | 2010-08-12 | Sanyo Electric Co Ltd | Semiconductor module and portable device |
| US9142586B2 (en) | 2009-02-24 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad design for backside illuminated image sensor |
| WO2010101163A1 (en)* | 2009-03-04 | 2010-09-10 | 日本電気株式会社 | Substrate with built-in functional element, and electronic device using the substrate |
| JP2010206007A (en) | 2009-03-04 | 2010-09-16 | Nec Corp | Semiconductor device and method of manufacturing the same |
| US8106498B2 (en) | 2009-03-05 | 2012-01-31 | Stats Chippac Ltd. | Integrated circuit packaging system with a dual board-on-chip structure and method of manufacture thereof |
| US8258010B2 (en) | 2009-03-17 | 2012-09-04 | Stats Chippac, Ltd. | Making a semiconductor device having conductive through organic vias |
| US20100244276A1 (en)* | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
| US20100289142A1 (en)* | 2009-05-15 | 2010-11-18 | Il Kwon Shim | Integrated circuit packaging system with coin bonded interconnects and method of manufacture thereof |
| US8020290B2 (en) | 2009-06-14 | 2011-09-20 | Jayna Sheats | Processes for IC fabrication |
| TWI379367B (en) | 2009-06-15 | 2012-12-11 | Kun Yuan Technology Co Ltd | Chip packaging method and structure thereof |
| US20100327419A1 (en) | 2009-06-26 | 2010-12-30 | Sriram Muthukumar | Stacked-chip packages in package-on-package apparatus, methods of assembling same, and systems containing same |
| US7923304B2 (en) | 2009-09-10 | 2011-04-12 | Stats Chippac Ltd. | Integrated circuit packaging system with conductive pillars and method of manufacture thereof |
| US8169065B2 (en) | 2009-12-22 | 2012-05-01 | Epic Technologies, Inc. | Stackable circuit structures and methods of fabrication thereof |
| TWI392066B (en) | 2009-12-28 | 2013-04-01 | 矽品精密工業股份有限公司 | Package structure and fabrication method thereof |
| US9496152B2 (en)* | 2010-03-12 | 2016-11-15 | STATS ChipPAC Pte. Ltd. | Carrier system with multi-tier conductive posts and method of manufacture thereof |
| KR101667656B1 (en) | 2010-03-24 | 2016-10-20 | 삼성전자주식회사 | Method of forming package on package |
| US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
| US8330272B2 (en)* | 2010-07-08 | 2012-12-11 | Tessera, Inc. | Microelectronic packages with dual or multiple-etched flip-chip connectors |
| KR20120007839A (en) | 2010-07-15 | 2012-01-25 | 삼성전자주식회사 | Manufacturing method of stacked semiconductor package |
| US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
| KR101683814B1 (en) | 2010-07-26 | 2016-12-08 | 삼성전자주식회사 | Semiconductor apparatus having through vias |
| US8580607B2 (en)* | 2010-07-27 | 2013-11-12 | Tessera, Inc. | Microelectronic packages with nanoparticle joining |
| US20120080787A1 (en) | 2010-10-05 | 2012-04-05 | Qualcomm Incorporated | Electronic Package and Method of Making an Electronic Package |
| US8618646B2 (en) | 2010-10-12 | 2013-12-31 | Headway Technologies, Inc. | Layered chip package and method of manufacturing same |
| US8697492B2 (en)* | 2010-11-02 | 2014-04-15 | Tessera, Inc. | No flow underfill |
| US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
| KR101075241B1 (en) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | Microelectronic package with terminals in dielectric member |
| US8853558B2 (en) | 2010-12-10 | 2014-10-07 | Tessera, Inc. | Interconnect structure |
| US20120184116A1 (en) | 2011-01-18 | 2012-07-19 | Tyco Electronics Corporation | Interposer |
| US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
| US8476115B2 (en) | 2011-05-03 | 2013-07-02 | Stats Chippac, Ltd. | Semiconductor device and method of mounting cover to semiconductor die and interposer with adhesive material |
| US20130037929A1 (en) | 2011-08-09 | 2013-02-14 | Kay S. Essig | Stackable wafer level packages and related methods |
| KR101800440B1 (en) | 2011-08-31 | 2017-11-23 | 삼성전자주식회사 | Semiconductor package having plural semiconductor chips and method of forming the same |
| US9177832B2 (en) | 2011-09-16 | 2015-11-03 | Stats Chippac, Ltd. | Semiconductor device and method of forming a reconfigured stackable wafer level package with vertical interconnect |
| US9105552B2 (en) | 2011-10-31 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
| US8912651B2 (en) | 2011-11-30 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure including stud bulbs and method |
| US8680684B2 (en) | 2012-01-09 | 2014-03-25 | Invensas Corporation | Stackable microelectronic package structures |
| US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
| US8828860B2 (en)* | 2012-08-30 | 2014-09-09 | International Business Machines Corporation | Double solder bumps on substrates for low temperature flip chip bonding |
| KR101419597B1 (en) | 2012-11-06 | 2014-07-14 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
| US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
- 2010
- 2010-12-13USUS12/966,225patent/US20120146206A1/ennot_activeAbandoned
- 2011
- 2011-02-09JPJP2013544457Apatent/JP5687770B2/enactiveActive
- 2011-02-09CNCN201180067393.2Apatent/CN103354949B/enactiveActive
- 2011-02-09KRKR1020137018378Apatent/KR101519458B1/ennot_activeExpired - Fee Related
- 2011-02-09WOPCT/US2011/024143patent/WO2012082168A1/enactiveApplication Filing
- 2014
- 2014-09-26USUS14/497,572patent/US9324681B2/enactiveActive
Patent Citations (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6509639B1 (en)* | 2001-07-27 | 2003-01-21 | Charles W. C. Lin | Three-dimensional stacked semiconductor package |
| US20050121764A1 (en)* | 2003-12-04 | 2005-06-09 | Debendra Mallik | Stackable integrated circuit packaging |
| US20070090524A1 (en)* | 2005-10-26 | 2007-04-26 | Abbott Donald C | Structure and method of molded QFN device suitable for miniaturization, multiple rows and stacking |
| US8058101B2 (en)* | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
| US20070235856A1 (en)* | 2006-04-07 | 2007-10-11 | Tessera, Inc. | Substrate for a microelectronic package and method of fabricating thereof |
| US20070254406A1 (en)* | 2006-04-24 | 2007-11-01 | Advanced Semiconductor Engineering Inc. | Method for manufacturing stacked package structure |
| US20080017968A1 (en)* | 2006-07-18 | 2008-01-24 | Samsung Electronics Co., Ltd. | Stack type semiconductor package and method of fabricating the same |
| US20080073769A1 (en)* | 2006-09-27 | 2008-03-27 | Yen-Yi Wu | Semiconductor package and semiconductor device |
| US20080076208A1 (en)* | 2006-09-27 | 2008-03-27 | Yen-Yi Wu | Method of making a semiconductor package and method of making a semiconductor device |
| US7642133B2 (en)* | 2006-09-27 | 2010-01-05 | Advanced Semiconductor Engineering, Inc. | Method of making a semiconductor package and method of making a semiconductor device |
| US7550836B2 (en)* | 2006-10-27 | 2009-06-23 | Advanced Semiconductor Engineering, Inc. | Structure of package on package and method for fabricating the same |
| US20080303132A1 (en)* | 2007-04-16 | 2008-12-11 | Tessera, Inc. | Semiconductor chip packages having cavities |
| US8319338B1 (en)* | 2007-10-01 | 2012-11-27 | Amkor Technology, Inc. | Thin stacked interposer package |
| US7932170B1 (en)* | 2008-06-23 | 2011-04-26 | Amkor Technology, Inc. | Flip chip bump structure and fabrication method |
| US8314492B2 (en)* | 2009-07-30 | 2012-11-20 | Lapis Semiconductor Co., Ltd. | Semiconductor package and package-on-package semiconductor device |
| US20110068453A1 (en)* | 2009-09-21 | 2011-03-24 | Cho Namju | Integrated circuit packaging system with encapsulated via and method of manufacture thereof |
| US8264091B2 (en)* | 2009-09-21 | 2012-09-11 | Stats Chippac Ltd. | Integrated circuit packaging system with encapsulated via and method of manufacture thereof |
| US20110140259A1 (en)* | 2009-12-16 | 2011-06-16 | Cho Namju | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof |
| US7928552B1 (en)* | 2010-03-12 | 2011-04-19 | Stats Chippac Ltd. | Integrated circuit packaging system with multi-tier conductive interconnects and method of manufacture thereof |
| US20110223721A1 (en)* | 2010-03-12 | 2011-09-15 | Cho Namju | Method of manufacture of integrated circuit packaging system with multi-tier conductive interconnects |
| US20110241193A1 (en)* | 2010-04-02 | 2011-10-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor Device Packages with Fan-Out and with Connecting Elements for Stacking and Manufacturing Methods Thereof |
| US8217502B2 (en)* | 2010-06-08 | 2012-07-10 | Stats Chippac Ltd. | Integrated circuit packaging system with multipart conductive pillars and method of manufacture thereof |
| US8304900B2 (en)* | 2010-08-11 | 2012-11-06 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked lead and method of manufacture thereof |
| US20120063090A1 (en)* | 2010-09-09 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling mechanism for stacked die package and method of manufacturing the same |
| US20120061814A1 (en)* | 2010-09-14 | 2012-03-15 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Leadframe Interposer Over Semiconductor Die and TSV Substrate for Vertical Electrical Interconnect |
| US20120146235A1 (en)* | 2010-12-09 | 2012-06-14 | Daesik Choi | Integrated circuit packaging system with vertical interconnection and method of manufacture thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016123115A1 (en)* | 2015-01-29 | 2016-08-04 | Qualcomm Incorporated | Package-on-package (pop) structure |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5687770B2 (en) | 2015-03-18 |
| JP2013546196A (en) | 2013-12-26 |
| CN103354949B (en) | 2016-08-10 |
| US20150011052A1 (en) | 2015-01-08 |
| US9324681B2 (en) | 2016-04-26 |
| KR101519458B1 (en) | 2015-05-12 |
| KR20130127995A (en) | 2013-11-25 |
| CN103354949A (en) | 2013-10-16 |
| WO2012082168A1 (en) | 2012-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11424211B2 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
| US10510659B2 (en) | Substrate-less stackable package with wire-bond interconnect | |
| JP6431967B2 (en) | Stackable molded microelectronic package | |
| US9093435B2 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
| US10297582B2 (en) | BVA interposer | |
| US9324681B2 (en) | Pin attachment | |
| JP2017038075A (en) | Stackable molded ultra small electronic package including area array unit connector | |
| US20240203930A1 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
| JP2007059493A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment | Owner name:TESSERA RESEARCH LLC, CALIFORNIA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HABA, BELGACEM;MOHAMMED, ILYAS;REEL/FRAME:025779/0865 Effective date:20110106 | |
| AS | Assignment | Owner name:TESSERA, INC., CALIFORNIA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TESSERA RESEARCH LLC;REEL/FRAME:026916/0054 Effective date:20110908 | |
| STCB | Information on status: application discontinuation | Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |