US20090149211A1 - Power control - Google Patents
Power controlDownload PDFInfo
- Publication number
- US20090149211A1 US20090149211A1US12/264,531US26453108AUS2009149211A1US 20090149211 A1US20090149211 A1US 20090149211A1US 26453108 AUS26453108 AUS 26453108AUS 2009149211 A1US2009149211 A1US 2009149211A1
- Authority
- US
- United States
- Prior art keywords
- femtocell device
- quality
- power control
- mobile terminal
- femtocell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H04W52/04—Transmission power control [TPC]
- H04W52/06—TPC algorithms
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/005—Control of transmission; Equalising
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H04W52/04—Transmission power control [TPC]
- H04W52/18—TPC being performed according to specific parameters
- H04W52/24—TPC being performed according to specific parameters using SIR [Signal to Interference Ratio] or other wireless path parameters
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H04W52/04—Transmission power control [TPC]
- H04W52/18—TPC being performed according to specific parameters
- H04W52/26—TPC being performed according to specific parameters using transmission rate or quality of service QoS [Quality of Service]
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. Transmission Power Control [TPC] or power classes
- H04W52/04—Transmission power control [TPC]
- H04W52/18—TPC being performed according to specific parameters
- H04W52/26—TPC being performed according to specific parameters using transmission rate or quality of service QoS [Quality of Service]
- H04W52/265—TPC being performed according to specific parameters using transmission rate or quality of service QoS [Quality of Service] taking into account the quality of service QoS
Definitions
- the inventionrelates to power control in a communications network, and in particular to power control for devices using a femtocell device in a communications network.
- a mobile terminalIn a traditional Wideband Code Division Multiple Access (WCDMA) communications network, a mobile terminal (known as a user equipment—UE) communicates wirelessly with a local base station (known as a Node B), which itself is connected to a radio network controller (RNC) that is responsible for the control of the Node Bs and that carries out radio resource management.
- UEuser equipment
- Node Ba local base station
- RNCradio network controller
- Radio network controllerOne of the functions carried out by the radio network controller (RNC) is the control of the quality of the communications to and from the user equipment (UE).
- the respective transmission powers of the user equipment and Node Bare adjusted to meet some predetermined or adjustable target value.
- Uplink inner loop power control(which is also known as fast closed loop power control) is the process by which a user equipment can dynamically adjust its transmission power to an appropriate level.
- the Node Bwill measure a signal-to-interference ratio (SIR) from the signal received from the user equipment and compare this to a desired SIR value.
- SIRsignal-to-interference ratio
- the Node Bwill generate a control signal based on this comparison and transmit the signal to the user equipment.
- the user equipmentwill then adjust its transmission power in accordance with the received control signal.
- Uplink outer loop power controlis the process by which the radio network controller sets the desired signal-to-interference ratio for each Node B in the network.
- the radio network controlleris aiming to maintain the quality of the communication link between the user equipment and Node B (namely a Frame Error Rate—FER), while minimising the transmission power used.
- FERFrame Error Rate
- Femtocell devicescombine the elements of a Node B and radio network controller into a single device that is connected to an intranet or the Internet via an Ethernet or a broadband connection. Femtocell devices can be placed in homes or businesses and provide voice and data services to a user equipment in the same way as a normal Node B. However, femtocell devices provide enhanced coverage and capacity beyond what is normally available in such environments from the overlaying macro-cellular network.
- a femtocell deviceis assumed not to operate in a soft handover mode (in which a user equipment can be simultaneously connected to two or more cells during a call). Any calls (whether voice or data) that are routed through the femtocell device will comprise only a single Radio Link, with no requirement for macro diversity splitting or combining in a Selector Distributer Unit (SDU) at the radio network controller.
- SDUSelector Distributer Unit
- a femtocell devicefor use in connecting a mobile terminal to a communication network, the femtocell device comprising means for implementing a power control procedure in which a target value for a first characteristic of transmissions received from the mobile terminal is set and adjusted based on a quality of service criteria for the transmissions; and wherein the means for implementing the power control procedure operates in a physical layer of the femtocell device.
- a power control procedure for use in a femtocell devicefor use in a femtocell device, the femtocell device being used to connect a mobile terminal to a communication network, the procedure comprising, in a physical layer of the femtocell device, setting and adjusting a target value for a first characteristic of transmissions received from the mobile terminal based on a quality of service criteria for the transmissions.
- FIG. 1is a diagram of a conventional WCDMA communication network
- FIG. 2is a diagram of a femtocell device in a WCDMA communication network in accordance with the invention
- FIG. 3is a block diagram of a femtocell device in accordance with an aspect of the invention.
- FIGS. 4( a ) and 4 ( b )show signalling diagrams for a conventional procedure and a procedure in accordance with the invention.
- femtocell devicesfor a WCDMA communications network
- the inventionis applicable to any type of second, third or subsequent generation cellular communication network in which there is a power control loop for adjusting the transmission power of the devices in the system.
- TD-SCDMATime Division Synchronous Code Division Multiple Access
- femtocell devicesare known as home base stations, access point base stations or 3G access points.
- FIG. 2shows a network 2 in accordance with the invention.
- the network 2comprises a mobile terminal (referred to below as user equipment) 4 that can communicate wirelessly with a femtocell device 6 .
- the femtocell device 6is connected to the Internet 8 via a broadband or similar type connection 10 , which it uses to access the service provider network 12 .
- a femtocell device 6can typically handle communications with several user equipments 4 at any given time.
- any calls (whether voice or data) that are routed through the femtocell device 6will comprise only a single Radio Link, with no requirement for macro diversity splitting or combining in a Selector Distributer Unit (SDU) at a radio network controller.
- SDUSelector Distributer Unit
- functionality normally resident at a layer above the SDUis repartitioned within the femtocell device 6 .
- FIG. 3An exemplary femtocell device architecture is shown in FIG. 3 .
- femtocell device 6that handle the uplink (UL) data transmissions from the user equipment 4 are shown, and it will be appreciated that an actual femtocell device 6 will also include components for handling the downlink (DL) data transmissions to the user equipment 4 , as well as other components necessary for the functioning of the femtocell device 6 .
- ULuplink
- DLdownlink
- the femtocell device 6includes an uplink chip-rate processing block 14 that receives the data transmissions from the user equipment 4 (indicated by arrow 15 ), compares a first characteristic of the received transmissions with a desired or target value for the first characteristic to determine a power control signal, and which transmits the power control signal back to the user equipment 4 (indicated by arrow 16 ).
- transmissions 15 , 16 and processing block 14form an inner loop power control, and this operates in a conventional manner.
- the user equipmentwill be instructed to reduce the power of its transmissions, otherwise it will be instructed to increase transmission power.
- the first characteristic of the received transmissionsis a signal-to-interference ratio (SIR), and this can be measured from the received signal in any suitable manner.
- the power control signal transmitted to the user equipment 4is a Transmit Power Control (TPC) command.
- the chip-rate processing block 14also outputs the data transmission to an uplink symbol-rate processing block 18 , which processes the transmission to extract the user data 19 .
- the symbol-rate processing block 18also measures one or more quality of service parameters from the uplink signal, and passes these measurements to an uplink scheduler block 20 .
- the uplink scheduler block 20compares the measurements of the one or more quality of service parameters to predetermined quality of service criteria to determine if the transmission is satisfactory. Based on the result of this comparison, the target value of the first characteristic is determined and provided to the chip-rate processing block 14 for use in the power control inner loop, as indicated by arrow 21 .
- the loop formed by the symbol-rate processing block 18 , scheduler block 20 and chip-rate processing block 14is the outer loop power control.
- the uplink scheduler block 20sets the defined or target value of the first characteristic so that the quality of service (QoS) for the user equipment 4 is maintained at or about a required level (i.e. the quality of service should not be allowed to become too high or too low). If the quality of service is allowed to exceed the appropriate level for a particular user equipment, the capacity in the network may be compromised.
- QoSquality of service
- the scheduler block 20sets and adjusts the signal-to-interference ratio to maintain a satisfactory Frame Error Rate (FER) level.
- the symbol-rate processing block 18can determine measurements of quality of service parameters such as cyclic redundancy check (CRC) pass/fail indications, and possibly a transport channel bit error rate (TrCH BER) estimate, that are used by the scheduler block 20 to determine the desired SIR value.
- CRCcyclic redundancy check
- TrCH BERtransport channel bit error rate
- the scheduler block 20uses a “saw-tooth” algorithm to determine the target SIR value from the cyclic redundancy check pass/fail indications and the transport channel bit error rate estimates output by the symbol-rate processing block 18 .
- the operation of the “saw-tooth” algorithmis as follows: if the CRC indication is a “pass”, then the SIR target is decreased by a small amount ( ⁇ down); if the CRC indication is a “fail”, then the SIR target is increased by a small amount ( ⁇ up).
- ⁇ upis set to be N times larger than ⁇ down, which means that under steady state conditions the proportion of CRC “fails” to “passes” should be 1:N, which corresponds to a Frame Error Rate (FER) of 1/N.
- FERFrame Error Rate
- the FERcan be controlled by selecting appropriate values for ⁇ up and ⁇ down.
- a more complex version of the saw-tooth algorithmtakes the transport channel BER into account when calculating the values for ⁇ up and ⁇ down.
- a radio network controllerAs described above, in a conventional system, power control functionality is provided in a radio network controller, with the desired SIR value being signalled to a Node B via Frame Protocol (FP) control frames.
- FPFrame Protocol
- the femtocell device 6determines the desired value for the first characteristic in the physical (PHY) layer, no outer loop power control (OLPC) FP control frames are required.
- the same class of algorithmscan be used by the uplink scheduler block 20 to determine the target SIR. However, additional measurements of the uplink between the user equipment 4 and femtocell device 6 are available to the scheduler block 20 .
- the scheduler block 20may obtain bit error rate (BER) estimates for all transport channels in the connection to the user equipment 4 , not just the single transport channel identified by the Quality Estimate (QE) Selector parameters.
- BERbit error rate
- QEQuality Estimate
- a signal-to-interference ratiocan be measured on the uplink physical channel (PhyCH).
- the outer loop power control algorithmcan use these additional measurements to modify or refine the desired value for the first characteristic in such a way as to minimise the uplink transmission power required to meet the quality of service level.
- FIG. 4illustrates the differences between the signalling in a conventional system (shown in FIG. 4( a )) and a system according to the invention (shown in FIG. 4( b )).
- FIG. 4( a )shows the conventional signalling between the higher layers 101 (such as the Radio Resource Control layer and MAC layer) and the physical (PHY) layer 103 .
- a Radio Link Setup request 105 for a first service(for example voice) is sent from the higher layers 101 to the physical layer 103 .
- This request 105includes an initial value for the first characteristic (i.e. the target SIR value) for the first service, and this is applied (step 107 ) by the physical layer 103 using an inner loop power control procedure.
- Dashed box 109indicates the outer loop power control procedure that takes place between the higher layers 101 and the physical layer 103 .
- the outer loop power control procedureinvolves the periodic transmission (signal 111 ) of the new SIR target to the physical layer 103 using FP control frames.
- this new SIR valueis used by the inner loop power control procedure in the physical layer 103 .
- the outer loop power control procedure 109continues until the radio link is discontinued (not shown) or where a Radio Link Reconfiguration request 115 is sent from the higher layers 101 to the physical layer 103 , in order to change the service to a second service (for example data).
- the Radio Link Reconfiguration request 115includes an initial value for the first characteristic (i.e. the target SIR value) for the second service, and this is applied (step 117 ) by the physical layer using inner loop power control.
- Dashed box 119indicates the outer loop power control procedure that takes place between the higher layers 101 and the physical layer 103 , in which a new SIR value is periodically transmitted (signal 121 ) to the physical layer 103 using FP control frames. In step 123 , this new SIR value is used by the inner loop power control procedure in the physical layer 103 .
- the CRC pass/fail indications(and a single TrCH BER value) will be carried with the user data out of the physical layer 103 , through the MAC layer to the Radio Resource Control (RRC) layer 101 .
- RRCRadio Resource Control
- a “saw-tooth” algorithmcan then be used in the RRC layer 101 with the resulting SIR target updates being signalled over the downlink user-plane connection into the physical layer 103 (signals 111 and 121 ), which typically occurs every 10-100 ms.
- the uplink quality of service(and specifically the FER) required for a particular connection depends on the type of service being supported—for example speech or packet-switched data.
- the value of the quality of service criteriai.e. the FER target
- the FER targetneeds to be known within the physical layer of the femtocell device 6 .
- FIG. 4( b )shows the signalling between the higher layers 131 (such as the Radio Resource Control layer and MAC layer) and the physical (PHY) layer 133 in accordance with an aspect of the invention.
- a Radio Link Setup request 135 for a first service(for example voice) is sent from the higher layers 131 to the physical layer 133 .
- This request 135includes the value of the quality of service criteria (i.e. the Frame Error Rate—FER) for the first service, and this is used in the outer loop power control procedure (step 137 ) by the physical layer 133 to set the target SIR value.
- the quality of service criteriai.e. the Frame Error Rate—FER
- the outer loop power control procedure 137continues until the radio link is discontinued (not shown) or where a Radio Link Reconfiguration request 139 is sent from the higher layers 131 to the physical layer 133 , in order to change the service to a second service (for example data).
- the Radio Link Reconfiguration request 139includes the value of the quality of service criteria (i.e. the FER value) for the second service, and this is used in the outer loop power control procedure (step 141 ) by the physical layer 133 to set a new target SIR value.
- the outer loop power control procedure functionalityin the physical layer of the femtocell device 6 .
- the latency in the loopis reduced in comparison with a conventional RNC-Node B system, allowing the system to react quicker to changing channel conditions.
- the new desired value for the first characteristiccan be determined and provided to the inner loop within, typically, a single transmission time interval (TTI), which can be of the order of a few milliseconds (ms).
- TTItransmission time interval
- the amount of FP control frame signalling that is requiredis reduced, as outer loop power control frames do not need to be sent from the radio resource control layer to the physical layer. This reduces the processing burden on higher layers and frees up more interface bandwidth for traffic.
- the uplink SIR targetcan be calculated based on a wider range of physical layer parameters as described above, allowing for a more optimum uplink power setting and so reduced uplink interference.
- a computer programmay be stored/distributed on a suitable medium, such as an optical storage medium or a solid-state medium supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems.
- a suitable mediumsuch as an optical storage medium or a solid-state medium supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Quality & Reliability (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
Description
- The invention relates to power control in a communications network, and in particular to power control for devices using a femtocell device in a communications network.
- In a traditional Wideband Code Division Multiple Access (WCDMA) communications network, a mobile terminal (known as a user equipment—UE) communicates wirelessly with a local base station (known as a Node B), which itself is connected to a radio network controller (RNC) that is responsible for the control of the Node Bs and that carries out radio resource management. An exemplary system is shown in
FIG. 1 . - One of the functions carried out by the radio network controller (RNC) is the control of the quality of the communications to and from the user equipment (UE). In particular, the respective transmission powers of the user equipment and Node B are adjusted to meet some predetermined or adjustable target value.
- Uplink inner loop power control (which is also known as fast closed loop power control) is the process by which a user equipment can dynamically adjust its transmission power to an appropriate level. The Node B will measure a signal-to-interference ratio (SIR) from the signal received from the user equipment and compare this to a desired SIR value. The Node B will generate a control signal based on this comparison and transmit the signal to the user equipment. The user equipment will then adjust its transmission power in accordance with the received control signal.
- Uplink outer loop power control is the process by which the radio network controller sets the desired signal-to-interference ratio for each Node B in the network. The radio network controller is aiming to maintain the quality of the communication link between the user equipment and Node B (namely a Frame Error Rate—FER), while minimising the transmission power used.
- A recent development for WCDMA (and other) networks is the introduction of femtocell devices. Femtocell devices combine the elements of a Node B and radio network controller into a single device that is connected to an intranet or the Internet via an Ethernet or a broadband connection. Femtocell devices can be placed in homes or businesses and provide voice and data services to a user equipment in the same way as a normal Node B. However, femtocell devices provide enhanced coverage and capacity beyond what is normally available in such environments from the overlaying macro-cellular network.
- One consequence of the reduced infrastructure is that a femtocell device is assumed not to operate in a soft handover mode (in which a user equipment can be simultaneously connected to two or more cells during a call). Any calls (whether voice or data) that are routed through the femtocell device will comprise only a single Radio Link, with no requirement for macro diversity splitting or combining in a Selector Distributer Unit (SDU) at the radio network controller.
- In a femtocell device, it is still necessary to implement transmission power control in order to ensure that the transmissions satisfy a required quality of service without adversely affecting other local transmissions.
- There is therefore provided a femtocell device for use in connecting a mobile terminal to a communication network, the femtocell device comprising means for implementing a power control procedure in which a target value for a first characteristic of transmissions received from the mobile terminal is set and adjusted based on a quality of service criteria for the transmissions; and wherein the means for implementing the power control procedure operates in a physical layer of the femtocell device.
- According to a second aspect of the invention, there is provided a power control procedure for use in a femtocell device, the femtocell device being used to connect a mobile terminal to a communication network, the procedure comprising, in a physical layer of the femtocell device, setting and adjusting a target value for a first characteristic of transmissions received from the mobile terminal based on a quality of service criteria for the transmissions.
- The invention will now be described, by way of example only, with reference to the following drawings, in which:
FIG. 1 is a diagram of a conventional WCDMA communication network;FIG. 2 is a diagram of a femtocell device in a WCDMA communication network in accordance with the invention;FIG. 3 is a block diagram of a femtocell device in accordance with an aspect of the invention; andFIGS. 4( a) and4(b) show signalling diagrams for a conventional procedure and a procedure in accordance with the invention.- Although the invention will be described with reference to a femtocell device for a WCDMA communications network, it will be appreciated that the invention is applicable to any type of second, third or subsequent generation cellular communication network in which there is a power control loop for adjusting the transmission power of the devices in the system. For example, one other particular type of network that the invention is applicable to is a Time Division Synchronous Code Division Multiple Access (TD-SCDMA) network. In other types of network, femtocell devices are known as home base stations, access point base stations or 3G access points.
FIG. 2 shows anetwork 2 in accordance with the invention. Thenetwork 2 comprises a mobile terminal (referred to below as user equipment)4 that can communicate wirelessly with afemtocell device 6. The femtocelldevice 6 is connected to the Internet8 via a broadband orsimilar type connection 10, which it uses to access theservice provider network 12.- Although a
single user equipment 4 is shown inFIG. 2 , it will be appreciated that afemtocell device 6 can typically handle communications withseveral user equipments 4 at any given time. - As described above, any calls (whether voice or data) that are routed through the
femtocell device 6 will comprise only a single Radio Link, with no requirement for macro diversity splitting or combining in a Selector Distributer Unit (SDU) at a radio network controller. As a result, and in accordance with an aspect of the invention, functionality normally resident at a layer above the SDU is repartitioned within thefemtocell device 6. - In particular, the outer loop power control procedure normally operates between the radio network controller and the Node B. In a conventional network architecture, the uplink outer loop power control will be part of the Radio Resource Control (RRC) layer in the radio network controller. However, in accordance with an aspect of the invention, a
femtocell device 6 can incorporate this functionality in the physical (PHY) layer, which allows the procedure to use additional uplink measurements that are not available to the RRC layer in a conventional system. The inner loop power control procedure, which is conventionally part of the physical layer, remains a part of the physical layer in thefemtocell device 6 in accordance with the invention. - An exemplary femtocell device architecture is shown in
FIG. 3 . - In this Figure, only the components of the
femtocell device 6 that handle the uplink (UL) data transmissions from theuser equipment 4 are shown, and it will be appreciated that anactual femtocell device 6 will also include components for handling the downlink (DL) data transmissions to theuser equipment 4, as well as other components necessary for the functioning of thefemtocell device 6. - The
femtocell device 6 includes an uplink chip-rate processing block 14 that receives the data transmissions from the user equipment4 (indicated by arrow15), compares a first characteristic of the received transmissions with a desired or target value for the first characteristic to determine a power control signal, and which transmits the power control signal back to the user equipment4 (indicated by arrow16). - These
transmissions processing block 14 form an inner loop power control, and this operates in a conventional manner. In particular, if the first characteristic exceeds the desired or target value, the user equipment will be instructed to reduce the power of its transmissions, otherwise it will be instructed to increase transmission power. - In a WCDMA network, the first characteristic of the received transmissions is a signal-to-interference ratio (SIR), and this can be measured from the received signal in any suitable manner. Furthermore, the power control signal transmitted to the
user equipment 4 is a Transmit Power Control (TPC) command. - The chip-
rate processing block 14 also outputs the data transmission to an uplink symbol-rate processing block 18, which processes the transmission to extract theuser data 19. The symbol-rate processing block 18 also measures one or more quality of service parameters from the uplink signal, and passes these measurements to anuplink scheduler block 20. - The
uplink scheduler block 20 compares the measurements of the one or more quality of service parameters to predetermined quality of service criteria to determine if the transmission is satisfactory. Based on the result of this comparison, the target value of the first characteristic is determined and provided to the chip-rate processing block 14 for use in the power control inner loop, as indicated byarrow 21. The loop formed by the symbol-rate processing block 18,scheduler block 20 and chip-rate processing block 14 is the outer loop power control. - The
uplink scheduler block 20 sets the defined or target value of the first characteristic so that the quality of service (QoS) for theuser equipment 4 is maintained at or about a required level (i.e. the quality of service should not be allowed to become too high or too low). If the quality of service is allowed to exceed the appropriate level for a particular user equipment, the capacity in the network may be compromised. - In a WCDMA network, the scheduler block20 sets and adjusts the signal-to-interference ratio to maintain a satisfactory Frame Error Rate (FER) level. The symbol-
rate processing block 18 can determine measurements of quality of service parameters such as cyclic redundancy check (CRC) pass/fail indications, and possibly a transport channel bit error rate (TrCH BER) estimate, that are used by thescheduler block 20 to determine the desired SIR value. - In one embodiment, the
scheduler block 20 uses a “saw-tooth” algorithm to determine the target SIR value from the cyclic redundancy check pass/fail indications and the transport channel bit error rate estimates output by the symbol-rate processing block 18. The operation of the “saw-tooth” algorithm is as follows: if the CRC indication is a “pass”, then the SIR target is decreased by a small amount (Δdown); if the CRC indication is a “fail”, then the SIR target is increased by a small amount (Δup). - However, Δup is set to be N times larger than Δdown, which means that under steady state conditions the proportion of CRC “fails” to “passes” should be 1:N, which corresponds to a Frame Error Rate (FER) of 1/N. The FER can be controlled by selecting appropriate values for Δup and Δdown. A more complex version of the saw-tooth algorithm takes the transport channel BER into account when calculating the values for Δup and Δdown.
- As described above, in a conventional system, power control functionality is provided in a radio network controller, with the desired SIR value being signalled to a Node B via Frame Protocol (FP) control frames. However, as the
femtocell device 6 determines the desired value for the first characteristic in the physical (PHY) layer, no outer loop power control (OLPC) FP control frames are required. - With the outer loop power control relocated to the physical layer in the
femtocell device 6, the same class of algorithms can be used by theuplink scheduler block 20 to determine the target SIR. However, additional measurements of the uplink between theuser equipment 4 andfemtocell device 6 are available to thescheduler block 20. - For example, the
scheduler block 20 may obtain bit error rate (BER) estimates for all transport channels in the connection to theuser equipment 4, not just the single transport channel identified by the Quality Estimate (QE) Selector parameters. In addition, a signal-to-interference ratio can be measured on the uplink physical channel (PhyCH). - The outer loop power control algorithm can use these additional measurements to modify or refine the desired value for the first characteristic in such a way as to minimise the uplink transmission power required to meet the quality of service level.
FIG. 4 illustrates the differences between the signalling in a conventional system (shown inFIG. 4( a)) and a system according to the invention (shown inFIG. 4( b)).FIG. 4( a) shows the conventional signalling between the higher layers101 (such as the Radio Resource Control layer and MAC layer) and the physical (PHY)layer 103. In particular, a RadioLink Setup request 105 for a first service (for example voice) is sent from thehigher layers 101 to thephysical layer 103. Thisrequest 105 includes an initial value for the first characteristic (i.e. the target SIR value) for the first service, and this is applied (step107) by thephysical layer 103 using an inner loop power control procedure.- Dashed
box 109 indicates the outer loop power control procedure that takes place between thehigher layers 101 and thephysical layer 103. As described above, the outer loop power control procedure involves the periodic transmission (signal111) of the new SIR target to thephysical layer 103 using FP control frames. Instep 113, this new SIR value is used by the inner loop power control procedure in thephysical layer 103. - The outer loop
power control procedure 109 continues until the radio link is discontinued (not shown) or where a RadioLink Reconfiguration request 115 is sent from thehigher layers 101 to thephysical layer 103, in order to change the service to a second service (for example data). Again, the RadioLink Reconfiguration request 115 includes an initial value for the first characteristic (i.e. the target SIR value) for the second service, and this is applied (step117) by the physical layer using inner loop power control. - Dashed
box 119 indicates the outer loop power control procedure that takes place between thehigher layers 101 and thephysical layer 103, in which a new SIR value is periodically transmitted (signal121) to thephysical layer 103 using FP control frames. Instep 123, this new SIR value is used by the inner loop power control procedure in thephysical layer 103. - Thus, in the WCDMA network referred to above, the CRC pass/fail indications (and a single TrCH BER value) will be carried with the user data out of the
physical layer 103, through the MAC layer to the Radio Resource Control (RRC)layer 101. A “saw-tooth” algorithm can then be used in theRRC layer 101 with the resulting SIR target updates being signalled over the downlink user-plane connection into the physical layer103 (signals 111 and121), which typically occurs every 10-100 ms. - It will be appreciated that the uplink quality of service (and specifically the FER) required for a particular connection depends on the type of service being supported—for example speech or packet-switched data. In order to implement the outer loop power control procedure in the physical layer, the value of the quality of service criteria (i.e. the FER target) needs to be known within the physical layer of the
femtocell device 6. - Thus,
FIG. 4( b) shows the signalling between the higher layers131 (such as the Radio Resource Control layer and MAC layer) and the physical (PHY)layer 133 in accordance with an aspect of the invention. In particular, a RadioLink Setup request 135 for a first service (for example voice) is sent from thehigher layers 131 to thephysical layer 133. Thisrequest 135 includes the value of the quality of service criteria (i.e. the Frame Error Rate—FER) for the first service, and this is used in the outer loop power control procedure (step137) by thephysical layer 133 to set the target SIR value. - The outer loop
power control procedure 137 continues until the radio link is discontinued (not shown) or where a RadioLink Reconfiguration request 139 is sent from thehigher layers 131 to thephysical layer 133, in order to change the service to a second service (for example data). Again, the RadioLink Reconfiguration request 139 includes the value of the quality of service criteria (i.e. the FER value) for the second service, and this is used in the outer loop power control procedure (step141) by thephysical layer 133 to set a new target SIR value. - Thus, there are several advantages to including the outer loop power control procedure functionality in the physical layer of the
femtocell device 6. Firstly, the latency in the loop is reduced in comparison with a conventional RNC-Node B system, allowing the system to react quicker to changing channel conditions. In particular, the new desired value for the first characteristic can be determined and provided to the inner loop within, typically, a single transmission time interval (TTI), which can be of the order of a few milliseconds (ms). - Secondly, the amount of FP control frame signalling that is required is reduced, as outer loop power control frames do not need to be sent from the radio resource control layer to the physical layer. This reduces the processing burden on higher layers and frees up more interface bandwidth for traffic.
- Thirdly, the uplink SIR target can be calculated based on a wider range of physical layer parameters as described above, allowing for a more optimum uplink power setting and so reduced uplink interference.
- Although the invention has been described in the form of a femtocell device, it will be appreciated that the invention can be embodied as a computer program or as suitably programmed hardware.
- While the invention has been illustrated and described in detail in the drawings and foregoing description, such illustration and description are to be considered illustrative or exemplary and not restrictive; the invention is not limited to the disclosed embodiments.
- Variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a study of the drawings, the disclosure, and the appended claims. In the claims, the word “comprising” does not exclude other elements or steps, and the indefinite article “a” or “an” does not exclude a plurality. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measured cannot be used to advantage. Any reference signs in the claims should not be construed as limiting the scope. A computer program may be stored/distributed on a suitable medium, such as an optical storage medium or a solid-state medium supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems.
Claims (21)
1. A femtocell device for use in connecting a mobile terminal to a communication network, the femtocell device comprising means for implementing a power control procedure in which a target value for a first characteristic of transmissions received from the mobile terminal is set and adjusted based on a quality of service criteria for the transmissions; and
wherein the means for implementing the power control procedure operates in a physical layer of the femtocell device.
2. A femtocell device as claimed inclaim 1 , wherein the means for implementing comprises a scheduler block that sets and adjusts the target value for the first characteristic in order for the transmissions received from the mobile terminal to satisfy the quality of service criteria.
3. A femtocell device as claimed inclaim 2 , wherein the scheduler block is adapted to determine whether the quality of service criteria is satisfied by measuring one or more quality of service parameters from the received transmissions.
4. A femtocell device as claimed inclaim 3 , wherein the scheduler block is adapted to adjust the target value for the first characteristic if the quality of service criteria is not satisfied.
5. A femtocell device as claimed inclaim 2 , wherein the scheduler block is further adapted to measure one or more characteristics of the uplink between the mobile terminal and the femtocell device.
6. A femtocell device as claimed inclaim 5 , wherein the scheduler block is adapted to measure one or more characteristics of one or more transport channels in the uplink.
7. A femtocell device as claimed inclaim 6 , wherein the scheduler block is adapted to measure a bit error rate of the one or more transport channels in the uplink.
8. A femtocell device as claimed inclaim 5 , wherein the scheduler block is adapted to measure one or more characteristics of a physical channel in the uplink.
9. A femtocell device as claimed inclaim 8 , wherein the scheduler block is adapted to measure a signal-to-interference ratio for the physical channel in the uplink.
10. A femtocell device as claimed inclaim 5 , wherein the scheduler block is adapted to use the measurements of the one or more characteristics of the uplink between the mobile terminal and the femtocell device to adjust the target value for the first characteristic of the transmissions received from the user equipment.
11. A femtocell device as claimed inclaim 1 , wherein the one or more quality of service parameters or quality of service criteria comprises a frame error rate, cyclic redundancy check pass/fail indication and/or transport channel bit error rate.
12. A femtocell device as claimed inclaim 1 , wherein the means for implementing further comprises a first processing block for measuring a value for the first characteristic from the received transmissions.
13. A femtocell device as claimed inclaim 12 , wherein the first processing block is further adapted to compare the measured value for the first characteristic with the target value, and to generate a power control signal from the result of the comparison for transmission to the mobile terminal.
14. A femtocell device as claimed inclaim 13 , wherein the power control signal is a Transmit Power Control signal.
15. A femtocell device as claimed inclaim 1 , wherein the first characteristic is a signal-to-interference ratio.
16. A femtocell device as claimed inclaim 1 , wherein the femtocell device is for connecting the mobile terminal to a WCDMA network.
17. A femtocell device as claimed inclaim 1 , wherein the femtocell device is for connecting the mobile terminal to a TD-SCDMA network.
18. A femtocell device as claimed inclaim 1 , wherein a higher layer in the femtocell device is adapted to provide the quality of service criteria to the physical layer.
19. A femtocell device as claimed inclaim 18 , wherein the higher layer is adapted to provide the quality of service criteria to the physical layer when a radio link between the user equipment and femtocell device is set up or reconfigured.
20. A femtocell device as claimed inclaim 19 , wherein the higher layer is adapted to include the quality of service criteria in a Radio Link Setup and/or Radio Link Reconfiguration signal sent to the physical layer.
21. A power control procedure for use in a femtocell device, the femtocell device being used to connect a mobile terminal to a communication network, the procedure comprising, in a physical layer of the femtocell device, setting and adjusting a target value for a first characteristic of transmissions received from the mobile terminal based on a quality of service criteria for the transmissions.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0721719.3AGB2454865B (en) | 2007-11-05 | 2007-11-05 | Power control |
| GB0721719.3 | 2007-11-05 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20090149211A1true US20090149211A1 (en) | 2009-06-11 |
| US8559998B2 US8559998B2 (en) | 2013-10-15 |
Family
ID=38858183
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/264,531Active2031-07-18US8559998B2 (en) | 2007-11-05 | 2008-11-04 | Power control |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8559998B2 (en) |
| EP (1) | EP2056642A2 (en) |
| GB (1) | GB2454865B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011026346A1 (en)* | 2009-09-02 | 2011-03-10 | 中兴通讯股份有限公司 | Method for performing power adjustment to mobile station by base station and base station |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101888633B (en)* | 2009-05-11 | 2012-12-19 | 财团法人工业技术研究院 | Micro-cell base station system and method for alleviating its dead angle effect |
| EP2381730B1 (en) | 2010-04-22 | 2014-08-20 | Telefonaktiebolaget L M Ericsson (publ) | Method and arrangement for transmission of data packets |
| GB2487750B (en)* | 2011-02-03 | 2013-10-09 | Percello Ltd | Controlling load in W-CDMA systems |
| US9312994B2 (en) | 2013-09-30 | 2016-04-12 | Telefonaktiebolaget Lm Ericsson (Publ) | Downlink physical layer processing in wireless networks with symbol rate mapping |
Citations (102)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4380046A (en)* | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
| US4574345A (en)* | 1981-04-01 | 1986-03-04 | Advanced Parallel Systems, Inc. | Multiprocessor computer system utilizing a tapped delay line instruction bus |
| US4589066A (en)* | 1984-05-31 | 1986-05-13 | General Electric Company | Fault tolerant, frame synchronization for multiple processor systems |
| US4601031A (en)* | 1982-10-29 | 1986-07-15 | Inmos Limited | Repairable ROM array |
| US4603404A (en)* | 1981-12-29 | 1986-07-29 | Fujitsu Limited | Semiconductor memory device with redundant cells |
| US4720780A (en)* | 1985-09-17 | 1988-01-19 | The Johns Hopkins University | Memory-linked wavefront array processor |
| US4736291A (en)* | 1985-11-22 | 1988-04-05 | Texas Instruments Incorporated | General-purpose array processor |
| US4814970A (en)* | 1985-12-13 | 1989-03-21 | Elettronica San Giorgio - Elsag S.P.A. | Multiple-hierarchical-level multiprocessor system |
| US4825359A (en)* | 1983-01-18 | 1989-04-25 | Mitsubishi Denki Kabushiki Kaisha | Data processing system for array computation |
| US4858233A (en)* | 1986-05-22 | 1989-08-15 | Inmos Limited | Redundancy scheme for multi-stage apparatus |
| US4914653A (en)* | 1986-12-22 | 1990-04-03 | American Telephone And Telegraph Company | Inter-processor communication protocol |
| US4937741A (en)* | 1988-04-28 | 1990-06-26 | The Charles Stark Draper Laboratory, Inc. | Synchronization of fault-tolerant parallel processing systems |
| US4943912A (en)* | 1987-10-13 | 1990-07-24 | Hitachi, Ltd. | Parallel processor system having control processor and array control apparatus for selectively activating different processors |
| US4992933A (en)* | 1986-10-27 | 1991-02-12 | International Business Machines Corporation | SIMD array processor with global instruction control and reprogrammable instruction decoders |
| US5036453A (en)* | 1985-12-12 | 1991-07-30 | Texas Instruments Incorporated | Master/slave sequencing processor |
| US5038386A (en)* | 1986-08-29 | 1991-08-06 | International Business Machines Corporation | Polymorphic mesh network image processing system |
| US5109329A (en)* | 1987-02-06 | 1992-04-28 | At&T Bell Laboratories | Multiprocessing method and arrangement |
| US5193175A (en)* | 1988-12-09 | 1993-03-09 | Tandem Computers Incorporated | Fault-tolerant computer with three independently clocked processors asynchronously executing identical code that are synchronized upon each voted access to two memory modules |
| US5233615A (en)* | 1991-06-06 | 1993-08-03 | Honeywell Inc. | Interrupt driven, separately clocked, fault tolerant processor synchronization |
| US5280584A (en)* | 1989-11-21 | 1994-01-18 | Deutsche Itt Industries Gmbh | Two-way data transfer apparatus |
| US5384697A (en)* | 1990-01-30 | 1995-01-24 | Johnson Service Company | Networked facilities management system with balanced differential analog control outputs |
| US5386495A (en)* | 1993-02-01 | 1995-01-31 | Motorola, Inc. | Method and apparatus for determining the signal quality of a digital signal |
| US5408676A (en)* | 1992-01-07 | 1995-04-18 | Hitachi, Ltd. | Parallel data processing system with plural-system bus configuration capable of fast data communication between processors by using common buses |
| US5410727A (en)* | 1989-10-24 | 1995-04-25 | International Business Machines Corporation | Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simultaneous transfer of data between a host computer input/output system and all SIMD memory devices |
| US5410723A (en)* | 1989-11-21 | 1995-04-25 | Deutsche Itt Industries Gmbh | Wavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cell |
| US5600784A (en)* | 1993-12-01 | 1997-02-04 | Marathon Technologies Corporation | Fault resilient/fault tolerant computing |
| US5719445A (en)* | 1996-12-23 | 1998-02-17 | Sgs-Thomson Microelectronics, Inc. | Input delay control |
| US5734921A (en)* | 1990-11-13 | 1998-03-31 | International Business Machines Corporation | Advanced parallel array processor computer package |
| US5752067A (en)* | 1990-11-13 | 1998-05-12 | International Business Machines Corporation | Fully scalable parallel processing system having asynchronous SIMD processing |
| US5761514A (en)* | 1995-08-31 | 1998-06-02 | International Business Machines Corporation | Register allocation method and apparatus for truncating runaway lifetimes of program variables in a computer system |
| US5860008A (en)* | 1996-02-02 | 1999-01-12 | Apple Computer, Inc. | Method and apparatus for decompiling a compiled interpretive code |
| US5861761A (en)* | 1992-11-05 | 1999-01-19 | Xilinx, Inc. | Hierarchically connectable configurable cellular array |
| US5864706A (en)* | 1995-08-15 | 1999-01-26 | Sony Corporation | Digital signal processing apparatus and information processing system |
| US5923615A (en)* | 1998-04-17 | 1999-07-13 | Motorlola | Synchronous pipelined burst memory and method for operating same |
| US5926640A (en)* | 1996-11-01 | 1999-07-20 | Digital Equipment Corporation | Skipping clock interrupts during system inactivity to reduce power consumption |
| US6023757A (en)* | 1996-01-31 | 2000-02-08 | Hitachi, Ltd. | Data processor |
| US6044451A (en)* | 1992-12-29 | 2000-03-28 | Philips Electronics North America Corporation | VLIW processor with write control unit for allowing less write buses than functional units |
| US6052752A (en)* | 1995-12-28 | 2000-04-18 | Daewoo Telecom Ltd. | Hierarchical dual bus architecture for use in an electronic switching system employing a distributed control architecture |
| US6055285A (en)* | 1997-11-17 | 2000-04-25 | Qlogic Corporation | Synchronization circuit for transferring pointer between two asynchronous circuits |
| US6069490A (en)* | 1997-12-02 | 2000-05-30 | Xilinx, Inc. | Routing architecture using a direct connect routing mesh |
| US6173386B1 (en)* | 1998-12-14 | 2001-01-09 | Cisco Technology, Inc. | Parallel processor with debug capability |
| US6175665B1 (en)* | 1997-06-09 | 2001-01-16 | Nec Corporation | Image inquiry circuit capable of comparing reference image and retrieval object image |
| US6199093B1 (en)* | 1995-07-21 | 2001-03-06 | Nec Corporation | Processor allocating method/apparatus in multiprocessor system, and medium for storing processor allocating program |
| US6345046B1 (en)* | 1998-11-19 | 2002-02-05 | Mitsubishi Denki Kabushiki Kaisha | Receiver and demodulator applied to mobile telecommunications system |
| US6360259B1 (en)* | 1998-10-09 | 2002-03-19 | United Technologies Corporation | Method for optimizing communication speed between processors |
| US20020045433A1 (en)* | 2000-05-30 | 2002-04-18 | Jaakko Vihriala | Method and arrangement for reducing frequency offset in a radio receiver |
| US6381293B1 (en)* | 1996-04-03 | 2002-04-30 | United Microelectronics Corp. | Apparatus and method for serial data communication between plurality of chips in a chip set |
| US6381461B1 (en)* | 1997-10-23 | 2002-04-30 | Siemens Aktiengesellschaft | Method and radio communications system for transmitting data in a mobile radio network |
| US6393026B1 (en)* | 1998-09-17 | 2002-05-21 | Nortel Networks Limited | Data packet processing system and method for a router |
| US20020069345A1 (en)* | 2000-12-05 | 2002-06-06 | Conexant Systems, Inc. | High performance VLIW processor |
| US6408402B1 (en)* | 1994-03-22 | 2002-06-18 | Hyperchip Inc. | Efficient direct replacement cell fault tolerant architecture |
| US6424870B1 (en)* | 1996-02-09 | 2002-07-23 | Hitachi, Ltd. | Parallel processor |
| US6567417B2 (en)* | 2000-06-19 | 2003-05-20 | Broadcom Corporation | Frame forwarding in a switch fabric |
| US6681341B1 (en)* | 1999-11-03 | 2004-01-20 | Cisco Technology, Inc. | Processor isolation method for integrated multi-processor systems |
| US20040078548A1 (en)* | 2000-12-19 | 2004-04-22 | Claydon Anthony Peter John | Processor architecture |
| US20040139466A1 (en)* | 2002-11-05 | 2004-07-15 | Abhay Sharma | Finger allocation for a path searcher in a multipath receiver |
| US20050083840A1 (en)* | 2003-10-17 | 2005-04-21 | Motorola, Inc. | Wireless local area network future service quality determination method |
| US6892293B2 (en)* | 1993-11-05 | 2005-05-10 | Intergraph Corporation | VLIW processor and method therefor |
| US20050114565A1 (en)* | 2003-03-31 | 2005-05-26 | Stretch, Inc. | Systems and methods for selecting input/output configuration in an integrated circuit |
| US20050124344A1 (en)* | 2003-12-05 | 2005-06-09 | Rajiv Laroia | Base station based methods and apparatus for supporting break before make handoffs in a multi-carrier system |
| US20050163248A1 (en)* | 2000-06-20 | 2005-07-28 | Reza Berangi | Signal peak reduction circuit for non-constant envelope modulation signals |
| US6996157B2 (en)* | 2000-02-02 | 2006-02-07 | Nec Corporation | Pattern generation circuit, multi-path detection circuit employing the same and multi-path detection method |
| US20060087323A1 (en)* | 2002-11-19 | 2006-04-27 | University Of Utah Research Foundation | Apparatus and method for testing a signal path from an injection point |
| US20060089154A1 (en)* | 2004-10-14 | 2006-04-27 | Rajiv Laroia | Wireless terminal location using apparatus and methods employing carrier diversity |
| US7161978B2 (en)* | 2001-08-29 | 2007-01-09 | Texas Instruments Incorporated | Transmit and receive window synchronization |
| US20070036251A1 (en)* | 2005-08-11 | 2007-02-15 | Siemens Aktiengesellschaft | Method and system for clipping a baseband input signal |
| US20070127556A1 (en)* | 2004-02-03 | 2007-06-07 | Matsushita Electric Industrial Co., Ltd. | Rake reception device and rake reception method |
| US7237055B1 (en)* | 2003-10-22 | 2007-06-26 | Stretch, Inc. | System, apparatus and method for data path routing configurable to perform dynamic bit permutations |
| US20070173255A1 (en)* | 2006-01-26 | 2007-07-26 | Tebbit Nicholas J | Methods, devices and systems relating to reselecting cells in a cellular wireless communications system |
| US20070254620A1 (en)* | 2006-04-28 | 2007-11-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Dynamic Building of Monitored Set |
| US20070270151A1 (en)* | 2006-05-22 | 2007-11-22 | Holger Claussen | Controlling transmit power of picocell base units |
| US7340017B1 (en)* | 2002-07-30 | 2008-03-04 | National Semiconductor Corporation | System and method for finger management in a rake receiver |
| US7342414B2 (en)* | 2002-02-01 | 2008-03-11 | California Institute Of Technology | Fast router and hardware-assisted fast routing method |
| US7383422B2 (en)* | 2004-02-12 | 2008-06-03 | Matsushita Electric Industrial Co., Ltd. | Very long instruction word (VLIW) computer having an efficient instruction code format |
| US20080146154A1 (en)* | 2006-12-15 | 2008-06-19 | Holger Claussen | Controlling uplink power for picocell communications within a macrocell |
| US20080151832A1 (en)* | 2006-12-22 | 2008-06-26 | Motoya Iwasaki | Suppression of interferences between cells |
| US20090003263A1 (en)* | 2007-06-26 | 2009-01-01 | Motorola, Inc. | Network for a cellular communication system and a method of operation therefor |
| US20090042593A1 (en)* | 2007-08-10 | 2009-02-12 | Qualcomm Incorporated | Adaptation of transmit power for neighboring nodes |
| US20090046665A1 (en)* | 2007-08-16 | 2009-02-19 | Julius Robson | Capacity Optimisation in a Cellular Wireless Network |
| US20090080550A1 (en)* | 2007-09-25 | 2009-03-26 | Hitachi Kokusai Electric Inc. | Communications device |
| US20090092122A1 (en)* | 2007-10-05 | 2009-04-09 | Via Telecom Inc. | Time synchronization of femtocell |
| US20090097452A1 (en)* | 2007-10-12 | 2009-04-16 | Qualcomm Incorporated | Femto cell synchronization and pilot search methodology |
| US20090098871A1 (en)* | 2007-10-12 | 2009-04-16 | Qualcomm Incorporated | Method and system for service redirection background |
| US20090111503A1 (en)* | 2007-10-31 | 2009-04-30 | Nokia Siemens Networks Oy | Overload indicator for adjusting open loop power control parameters |
| US20090150420A1 (en)* | 2007-11-05 | 2009-06-11 | Picochip Designs Limited | Generating debug information |
| US7549081B2 (en)* | 2002-07-19 | 2009-06-16 | Picochips Design Limited | Processor array |
| US20090163216A1 (en)* | 2007-12-19 | 2009-06-25 | Minh Hoang | Proximity detection in a network |
| US20090168907A1 (en)* | 2007-12-31 | 2009-07-02 | Shantidev Mohanty | OFDMA based communication system |
| US20100035556A1 (en)* | 2008-08-08 | 2010-02-11 | Motorola, Inc. | Managing interference from femtocells |
| US20100046455A1 (en)* | 2008-08-20 | 2010-02-25 | Qualcomm Incorporated | Methods and apparatus for switching between a base channel and a 60 ghz channel |
| US7672836B2 (en)* | 2004-10-12 | 2010-03-02 | Samsung Electronics Co., Ltd. | Method and apparatus for estimating pitch of signal |
| US20100054237A1 (en)* | 2008-09-04 | 2010-03-04 | Motorola, Inc. | Synchronization for femto-cell base stations |
| US20100087148A1 (en)* | 2008-09-30 | 2010-04-08 | Murari Srinivasan | Identifying and controlling interference from wireless terminals |
| US20100105345A1 (en)* | 2008-10-24 | 2010-04-29 | Motorola, Inc. | Method and device for detecting presence of a carrier signal in a received signal |
| US7712067B1 (en)* | 2004-02-09 | 2010-05-04 | Altera Corporation | Method and apparatus for facilitating effective and efficient optimization of short-path timing constraints |
| US20100111070A1 (en)* | 2008-11-01 | 2010-05-06 | Broadband Wireless Technology Corp. | Apparatus, Method, And Tangible Machine-Readable Medium Thereof For Time Synchronization Procedure In A Cellular Network |
| US20100157906A1 (en)* | 2008-10-31 | 2010-06-24 | Xiangying Yang | Techniques for femto cell synchronization in wireless networks |
| US20110002426A1 (en)* | 2009-01-05 | 2011-01-06 | Picochip Designs Limited | Rake Receiver |
| US20110122834A1 (en)* | 2009-11-24 | 2011-05-26 | Qualcomm Incorporated | Virtual home channel for mobile broadcast networks |
| US20110130143A1 (en)* | 2007-08-13 | 2011-06-02 | Ntt Docomo, Inc. | Mobile communications system, general base station apparatus, base station apparatus, and base station status control method |
| US20110170494A1 (en)* | 2008-09-19 | 2011-07-14 | Industry-Academic Cooperation Foundation, Yonsei University | Synchronization method of femtocell base station and femtocell base station using the same |
| US8032142B2 (en)* | 2007-02-02 | 2011-10-04 | Ubiquisys Limited | Access point power control |
Family Cites Families (111)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4389715A (en) | 1980-10-06 | 1983-06-21 | Inmos Corporation | Redundancy scheme for a dynamic RAM |
| US4622632A (en) | 1982-08-18 | 1986-11-11 | Board Of Regents, University Of Washington | Data processing system having a pyramidal array of processors |
| US4724517A (en) | 1982-11-26 | 1988-02-09 | Inmos Limited | Microcomputer with prefixing functions |
| US4698746A (en) | 1983-05-25 | 1987-10-06 | Ramtek Corporation | Multiprocessor communication method and apparatus |
| US5152000A (en) | 1983-05-31 | 1992-09-29 | Thinking Machines Corporation | Array communications arrangement for parallel processor |
| EP0190813B1 (en) | 1985-01-29 | 1991-09-18 | The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and | Processing cell for fault tolerant arrays |
| AU616213B2 (en) | 1987-11-09 | 1991-10-24 | Tandem Computers Incorporated | Method and apparatus for synchronizing a plurality of processors |
| US5692139A (en) | 1988-01-11 | 1997-11-25 | North American Philips Corporation, Signetics Div. | VLIW processing device including improved memory for avoiding collisions without an excessive number of ports |
| US4974146A (en) | 1988-05-06 | 1990-11-27 | Science Applications International Corporation | Array processor |
| US4890279A (en) | 1988-09-26 | 1989-12-26 | Pacific Bell | Multiplexer and computer network using the same |
| US4974190A (en) | 1988-12-05 | 1990-11-27 | Digital Equipment Corporation | Pass-through and isolation switch |
| US5253308A (en) | 1989-06-21 | 1993-10-12 | Amber Engineering, Inc. | Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing |
| US5247694A (en) | 1990-06-14 | 1993-09-21 | Thinking Machines Corporation | System and method for generating communications arrangements for routing data in a massively parallel processing system |
| US6928500B1 (en) | 1990-06-29 | 2005-08-09 | Hewlett-Packard Development Company, L.P. | High speed bus system that incorporates uni-directional point-to-point buses |
| SE9002558D0 (en) | 1990-08-02 | 1990-08-02 | Carlstedt Elektronik Ab | PROCESSOR |
| US5265207A (en) | 1990-10-03 | 1993-11-23 | Thinking Machines Corporation | Parallel computer system including arrangement for transferring messages from a source processor to selected ones of a plurality of destination processors and combining responses |
| JP3679813B2 (en) | 1991-07-22 | 2005-08-03 | 株式会社日立製作所 | Parallel computer |
| JP2601591B2 (en) | 1991-11-26 | 1997-04-16 | 富士通株式会社 | Parallel computer and all-to-all communication method |
| JPH06188850A (en) | 1992-10-23 | 1994-07-08 | Fujitsu Ltd | Data transfer method and data transfer device |
| JPH0773059A (en) | 1993-03-02 | 1995-03-17 | Tandem Comput Inc | Fault-tolerant computer system |
| US5473731A (en) | 1993-07-20 | 1995-12-05 | Intel Corporation | Lattice based dynamic programming classification system |
| EP0665502B1 (en) | 1994-01-27 | 2002-06-12 | Sun Microsystems, Inc. | Asynchronous serial communication circuit |
| US5790879A (en) | 1994-06-15 | 1998-08-04 | Wu; Chen-Mie | Pipelined-systolic single-instruction stream multiple-data stream (SIMD) array processing with broadcasting control, and method of operating same |
| EP0973099A3 (en) | 1994-09-13 | 2003-04-16 | Lockheed Martin Corporation | Parallel data processor |
| JP3345626B2 (en) | 1994-09-29 | 2002-11-18 | 富士通株式会社 | Processor error countermeasure device in multiprocessor system and processor error countermeasure method in multiprocessor system |
| US5570045A (en) | 1995-06-07 | 1996-10-29 | Lsi Logic Corporation | Hierarchical clock distribution system and method |
| GB2304495B (en) | 1995-08-15 | 1999-12-29 | Nokia Mobile Phones Ltd | Radio resource sharing |
| US5795797A (en) | 1995-08-18 | 1998-08-18 | Teradyne, Inc. | Method of making memory chips using memory tester providing fast repair |
| US5754807A (en) | 1995-11-20 | 1998-05-19 | Advanced Micro Devices, Inc. | Computer system including a multimedia bus which utilizes a separate local expansion bus for addressing and control cycles |
| US5959995A (en) | 1996-02-22 | 1999-09-28 | Fujitsu, Ltd. | Asynchronous packet switching |
| US5963609A (en) | 1996-04-03 | 1999-10-05 | United Microelectronics Corp. | Apparatus and method for serial data communication between plurality of chips in a chip set |
| US5826054A (en) | 1996-05-15 | 1998-10-20 | Philips Electronics North America Corporation | Compressed Instruction format for use in a VLIW processor |
| US5802561A (en) | 1996-06-28 | 1998-09-01 | Digital Equipment Corporation | Simultaneous, mirror write cache |
| US5805839A (en) | 1996-07-02 | 1998-09-08 | Advanced Micro Devices, Inc. | Efficient technique for implementing broadcasts on a system of hierarchical buses |
| US6236365B1 (en) | 1996-09-09 | 2001-05-22 | Tracbeam, Llc | Location of a mobile station using a plurality of commercial wireless infrastructures |
| FI107982B (en) | 1997-05-06 | 2001-10-31 | Nokia Mobile Phones Ltd | Cell selection due to use profile in a cellular radio system |
| US5946484A (en) | 1997-05-08 | 1999-08-31 | The Source Recovery Company, Llc | Method of recovering source code from object code |
| US6167502A (en) | 1997-10-10 | 2000-12-26 | Billions Of Operations Per Second, Inc. | Method and apparatus for manifold array processing |
| US6216223B1 (en) | 1998-01-12 | 2001-04-10 | Billions Of Operations Per Second, Inc. | Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor |
| US6122677A (en) | 1998-03-20 | 2000-09-19 | Micron Technology, Inc. | Method of shortening boot uptime in a computer system |
| US6317820B1 (en) | 1998-06-05 | 2001-11-13 | Texas Instruments Incorporated | Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism |
| US6101599A (en) | 1998-06-29 | 2000-08-08 | Cisco Technology, Inc. | System for context switching between processing elements in a pipeline of processing elements |
| US6356606B1 (en) | 1998-07-31 | 2002-03-12 | Lucent Technologies Inc. | Device and method for limiting peaks of a signal |
| JP3031354B1 (en) | 1998-09-30 | 2000-04-10 | 日本電気株式会社 | CDMA receiver, multipath finger assignment method thereof, and recording medium recording control program therefor |
| US20040198386A1 (en) | 2002-01-16 | 2004-10-07 | Dupray Dennis J. | Applications for a wireless location gateway |
| US6249861B1 (en) | 1998-12-03 | 2001-06-19 | Sun Microsystems, Inc. | Instruction fetch unit aligner for a non-power of two size VLIW instruction |
| EP1181648A1 (en) | 1999-04-09 | 2002-02-27 | Clearspeed Technology Limited | Parallel data processing apparatus |
| JP2000305781A (en) | 1999-04-21 | 2000-11-02 | Mitsubishi Electric Corp | VLIW processor, code compression apparatus, code compression method, and medium recording code compression program |
| JP2001034471A (en) | 1999-07-19 | 2001-02-09 | Mitsubishi Electric Corp | VLIW processor |
| US7184457B2 (en) | 2000-02-28 | 2007-02-27 | Texas Instruments Incorporated | Spread spectrum path estimation |
| JP2003526157A (en) | 2000-03-08 | 2003-09-02 | サン・マイクロシステムズ・インコーポレイテッド | VLIW computer processing architecture with on-chip dynamic RAM |
| US6961782B1 (en) | 2000-03-14 | 2005-11-01 | International Business Machines Corporation | Methods for routing packets on a linear array of processors |
| US6693456B2 (en) | 2000-08-04 | 2004-02-17 | Leopard Logic Inc. | Interconnection network for a field programmable gate array |
| US6829296B1 (en) | 2000-09-20 | 2004-12-07 | Mindspeed Technologies, Inc. | Spectrally flat time domain equalizer and methods |
| US6448910B1 (en) | 2001-03-26 | 2002-09-10 | Morpho Technologies | Method and apparatus for convolution encoding and viterbi decoding of data that utilize a configurable processor to configure a plurality of re-configurable processing elements |
| JP2003005958A (en) | 2001-06-25 | 2003-01-10 | Pacific Design Kk | Data processor and method for controlling the same |
| WO2003003672A2 (en) | 2001-06-28 | 2003-01-09 | King's College London | Electronic data communication system |
| US20030189940A1 (en) | 2001-07-02 | 2003-10-09 | Globespan Virata Incorporated | Communications system using rings architecture |
| KR100464406B1 (en) | 2002-02-08 | 2005-01-03 | 삼성전자주식회사 | Apparatus and method for dispatching very long instruction word with variable length |
| JP3879595B2 (en) | 2002-06-19 | 2007-02-14 | 日本電気株式会社 | CDMA demodulation circuit and CDMA mobile communication demodulation method used therefor |
| JP2006500673A (en) | 2002-09-24 | 2006-01-05 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Processing apparatus, processing method, and compiler |
| US7457970B2 (en) | 2002-10-11 | 2008-11-25 | Koninklijke Philips Electronics N.V. | VLIW processor with power saving |
| US7277678B2 (en)* | 2002-10-28 | 2007-10-02 | Skyworks Solutions, Inc. | Fast closed-loop power control for non-constant envelope modulation |
| DE60304104T2 (en) | 2002-11-07 | 2006-11-09 | Samsung Electronics Co., Ltd., Suwon | A method of reuse of frequencies in an OFDM mobile communication system |
| GB2398651A (en) | 2003-02-21 | 2004-08-25 | Picochip Designs Ltd | Automatical task allocation in a processor array |
| WO2004102989A1 (en) | 2003-05-14 | 2004-11-25 | Koninklijke Philips Electronics N.V. | Time-division multiplexing circuit-switching router |
| JP4178552B2 (en) | 2003-07-24 | 2008-11-12 | 株式会社安川電機 | Master-slave synchronous communication method |
| CN1617479A (en)* | 2003-11-14 | 2005-05-18 | 北京三星通信技术研究有限公司 | Method for supporting pilot frequency enhancement in wideband code division multiple access uplink dedicated channel enhancement |
| EP2632076A3 (en) | 2004-04-15 | 2013-11-20 | QUALCOMM Incorporated | Multi-carrier communications methods and apparatus |
| US7801029B2 (en) | 2004-04-30 | 2010-09-21 | Hewlett-Packard Development Company, L.P. | System for selecting routes for retransmission in a network |
| GB2414308B (en) | 2004-05-17 | 2007-08-15 | Advanced Risc Mach Ltd | Program instruction compression |
| GB2414896A (en) | 2004-06-01 | 2005-12-07 | Toshiba Res Europ Ltd | WLAN load balancing |
| US7773950B2 (en) | 2004-06-16 | 2010-08-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Benign interference suppression for received signal quality estimation |
| WO2006059172A1 (en)* | 2004-12-01 | 2006-06-08 | Nokia Corporation | Method, device and system for power control in wireless communication systems using cdma-based technologies |
| US7428721B2 (en) | 2004-12-01 | 2008-09-23 | Tabula, Inc. | Operational cycle assignment in a configurable IC |
| US8964912B2 (en) | 2005-05-31 | 2015-02-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Adaptive timing recovery via generalized RAKE reception |
| US7804719B1 (en) | 2005-06-14 | 2010-09-28 | Xilinx, Inc. | Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode |
| WO2007021139A1 (en) | 2005-08-19 | 2007-02-22 | Electronics And Telecommunications Research Institute | Dynamic resource allocation method based on frequency reuse partitioning for ofdma/fdd system, and frame transmission method therefor |
| EP1932385B1 (en) | 2005-10-04 | 2013-05-01 | Telefonaktiebolaget L M Ericsson (publ) | Access control in radio access network having pico base stations |
| US8014476B2 (en) | 2005-11-07 | 2011-09-06 | Qualcomm, Incorporated | Wireless device with a non-compensated crystal oscillator |
| JP4903806B2 (en) | 2005-11-10 | 2012-03-28 | テレフオンアクチーボラゲット エル エム エリクソン（パブル） | Deployment in mobile communication networks |
| US20070220586A1 (en) | 2006-03-01 | 2007-09-20 | Norman Salazar | Computing resource assignment method and apparatus using genetic algorithms |
| US7904848B2 (en) | 2006-03-14 | 2011-03-08 | Imec | System and method for runtime placement and routing of a processing array |
| US20070248191A1 (en) | 2006-04-25 | 2007-10-25 | Telefonaktiebolaget Lm Ericsson (Publ) | Baseband sample selection |
| JP4734539B2 (en) | 2006-05-15 | 2011-07-27 | 学校法人慶應義塾 | System and method for searching for the shortest path between nodes in a network |
| KR100964546B1 (en) | 2006-07-04 | 2010-06-21 | 삼성전자주식회사 | Control method and system in communication system |
| US8160629B2 (en) | 2006-09-07 | 2012-04-17 | Airvana, Corp. | Controlling reverse link interference in private access points for wireless networking |
| GB2445989A (en) | 2007-01-23 | 2008-07-30 | Siemens Ag | Controlling interference between first and second communication systems |
| WO2008099340A1 (en) | 2007-02-12 | 2008-08-21 | Nokia Corporation | Apparatus, method and computer program product providing inter-node b signalling of cell status information |
| WO2008155732A2 (en) | 2007-06-19 | 2008-12-24 | Nokia Corporation | Resource-block-cluster-based load indication |
| US20100195525A1 (en) | 2007-09-27 | 2010-08-05 | Nokia Corporation | Preliminary Neighbor Cell Suitability Check |
| WO2009054205A1 (en) | 2007-10-22 | 2009-04-30 | Nec Corporation | Wireless communication system, base station, wireless resource management method and base station control program |
| EP2071738B1 (en) | 2007-12-13 | 2016-09-07 | Alcatel-Lucent USA Inc. | A picocell base station and method of adjusting transmission power of pilot signals therefrom |
| US8379550B2 (en) | 2008-01-31 | 2013-02-19 | Samsung Electronics Co., Ltd. | Location based femtocell device configuration and handoff |
| KR101295122B1 (en) | 2008-02-25 | 2013-08-09 | 삼성전자주식회사 | Method and apparatus for estmating echo cancellation filter using a scheme to predict channel coefficients in multi-carrier system |
| US8260206B2 (en) | 2008-04-16 | 2012-09-04 | Qualcomm Incorporated | Methods and apparatus for uplink and downlink inter-cell interference coordination |
| US8169931B2 (en) | 2008-05-21 | 2012-05-01 | Airhop Communications, Inc. | Method and apparatus for base stations and their provisioning, management, and networking |
| GB2463074B (en) | 2008-09-02 | 2010-12-22 | Ip Access Ltd | Communication unit and method for selective frequency synchronisation in a cellular communication network |
| CN101754351B (en) | 2008-12-05 | 2013-09-25 | 电信科学技术研究院 | Method, system and apparatus for synchronization of home base station |
| CN101442348B (en) | 2008-12-22 | 2013-08-07 | 华为技术有限公司 | Method, apparatus, system for clipping signal and signal radiation system |
| US9397876B2 (en) | 2009-02-20 | 2016-07-19 | Broadcom Corporation | Synchronization and frame structure determination of a base station |
| US8385967B2 (en) | 2009-02-24 | 2013-02-26 | Eden Rock Communications, Llc | Systems and methods for usage-based output power level adjustments for self-optimizing radio access nodes |
| US8543058B2 (en) | 2009-02-24 | 2013-09-24 | Eden Rock Communications, Llc | Systems and methods for optimizing short range wireless communications within a larger wireless network |
| US8886205B2 (en) | 2009-03-02 | 2014-11-11 | Qualcomm Incorporated | Timing adjustment for synchronous operation in a wireless network |
| US8660600B2 (en) | 2009-03-12 | 2014-02-25 | Qualcomm Incorporated | Over-the-air overload indicator |
| JP5226586B2 (en) | 2009-03-31 | 2013-07-03 | Ｋｄｄｉ株式会社 | Wireless communication terminal and communication method selection method |
| CN101873688B (en) | 2009-04-22 | 2013-05-08 | 鼎桥通信技术有限公司 | Synchronization method of femtocell and macrocell and access method of user equipment |
| US8761753B2 (en) | 2009-04-23 | 2014-06-24 | Qualcomm Incorporated | Communication of an interference condition in wireless communications systems |
| GB2471988A (en) | 2009-04-27 | 2011-01-26 | Nec Corp | Communication System comprising Home Base Station and associated Closed Subscriber Group |
| US8825051B2 (en) | 2009-05-01 | 2014-09-02 | Qualcomm Incorporated | Idle handoff to hybrid femto cell based on system selection database |
| EP2326118B1 (en) | 2009-11-20 | 2014-10-22 | Alcatel Lucent | A femtocell base station, and a method of controlling a femtocell base station |
- 2007
- 2007-11-05GBGB0721719.3Apatent/GB2454865B/ennot_activeExpired - Fee Related
- 2008
- 2008-10-30EPEP08167956Apatent/EP2056642A2/ennot_activeWithdrawn
- 2008-11-04USUS12/264,531patent/US8559998B2/enactiveActive
Patent Citations (102)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4380046A (en)* | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
| US4574345A (en)* | 1981-04-01 | 1986-03-04 | Advanced Parallel Systems, Inc. | Multiprocessor computer system utilizing a tapped delay line instruction bus |
| US4603404A (en)* | 1981-12-29 | 1986-07-29 | Fujitsu Limited | Semiconductor memory device with redundant cells |
| US4601031A (en)* | 1982-10-29 | 1986-07-15 | Inmos Limited | Repairable ROM array |
| US4825359A (en)* | 1983-01-18 | 1989-04-25 | Mitsubishi Denki Kabushiki Kaisha | Data processing system for array computation |
| US4589066A (en)* | 1984-05-31 | 1986-05-13 | General Electric Company | Fault tolerant, frame synchronization for multiple processor systems |
| US4720780A (en)* | 1985-09-17 | 1988-01-19 | The Johns Hopkins University | Memory-linked wavefront array processor |
| US4736291A (en)* | 1985-11-22 | 1988-04-05 | Texas Instruments Incorporated | General-purpose array processor |
| US5036453A (en)* | 1985-12-12 | 1991-07-30 | Texas Instruments Incorporated | Master/slave sequencing processor |
| US4814970A (en)* | 1985-12-13 | 1989-03-21 | Elettronica San Giorgio - Elsag S.P.A. | Multiple-hierarchical-level multiprocessor system |
| US4858233A (en)* | 1986-05-22 | 1989-08-15 | Inmos Limited | Redundancy scheme for multi-stage apparatus |
| US5038386A (en)* | 1986-08-29 | 1991-08-06 | International Business Machines Corporation | Polymorphic mesh network image processing system |
| US4992933A (en)* | 1986-10-27 | 1991-02-12 | International Business Machines Corporation | SIMD array processor with global instruction control and reprogrammable instruction decoders |
| US4914653A (en)* | 1986-12-22 | 1990-04-03 | American Telephone And Telegraph Company | Inter-processor communication protocol |
| US5109329A (en)* | 1987-02-06 | 1992-04-28 | At&T Bell Laboratories | Multiprocessing method and arrangement |
| US4943912A (en)* | 1987-10-13 | 1990-07-24 | Hitachi, Ltd. | Parallel processor system having control processor and array control apparatus for selectively activating different processors |
| US4937741A (en)* | 1988-04-28 | 1990-06-26 | The Charles Stark Draper Laboratory, Inc. | Synchronization of fault-tolerant parallel processing systems |
| US5193175A (en)* | 1988-12-09 | 1993-03-09 | Tandem Computers Incorporated | Fault-tolerant computer with three independently clocked processors asynchronously executing identical code that are synchronized upon each voted access to two memory modules |
| US5410727A (en)* | 1989-10-24 | 1995-04-25 | International Business Machines Corporation | Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simultaneous transfer of data between a host computer input/output system and all SIMD memory devices |
| US5280584A (en)* | 1989-11-21 | 1994-01-18 | Deutsche Itt Industries Gmbh | Two-way data transfer apparatus |
| US5410723A (en)* | 1989-11-21 | 1995-04-25 | Deutsche Itt Industries Gmbh | Wavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cell |
| US5384697A (en)* | 1990-01-30 | 1995-01-24 | Johnson Service Company | Networked facilities management system with balanced differential analog control outputs |
| US5734921A (en)* | 1990-11-13 | 1998-03-31 | International Business Machines Corporation | Advanced parallel array processor computer package |
| US5752067A (en)* | 1990-11-13 | 1998-05-12 | International Business Machines Corporation | Fully scalable parallel processing system having asynchronous SIMD processing |
| US5233615A (en)* | 1991-06-06 | 1993-08-03 | Honeywell Inc. | Interrupt driven, separately clocked, fault tolerant processor synchronization |
| US5408676A (en)* | 1992-01-07 | 1995-04-18 | Hitachi, Ltd. | Parallel data processing system with plural-system bus configuration capable of fast data communication between processors by using common buses |
| US5861761A (en)* | 1992-11-05 | 1999-01-19 | Xilinx, Inc. | Hierarchically connectable configurable cellular array |
| US6044451A (en)* | 1992-12-29 | 2000-03-28 | Philips Electronics North America Corporation | VLIW processor with write control unit for allowing less write buses than functional units |
| US5386495A (en)* | 1993-02-01 | 1995-01-31 | Motorola, Inc. | Method and apparatus for determining the signal quality of a digital signal |
| US6892293B2 (en)* | 1993-11-05 | 2005-05-10 | Intergraph Corporation | VLIW processor and method therefor |
| US5600784A (en)* | 1993-12-01 | 1997-02-04 | Marathon Technologies Corporation | Fault resilient/fault tolerant computing |
| US6408402B1 (en)* | 1994-03-22 | 2002-06-18 | Hyperchip Inc. | Efficient direct replacement cell fault tolerant architecture |
| US6199093B1 (en)* | 1995-07-21 | 2001-03-06 | Nec Corporation | Processor allocating method/apparatus in multiprocessor system, and medium for storing processor allocating program |
| US5864706A (en)* | 1995-08-15 | 1999-01-26 | Sony Corporation | Digital signal processing apparatus and information processing system |
| US5761514A (en)* | 1995-08-31 | 1998-06-02 | International Business Machines Corporation | Register allocation method and apparatus for truncating runaway lifetimes of program variables in a computer system |
| US6052752A (en)* | 1995-12-28 | 2000-04-18 | Daewoo Telecom Ltd. | Hierarchical dual bus architecture for use in an electronic switching system employing a distributed control architecture |
| US6023757A (en)* | 1996-01-31 | 2000-02-08 | Hitachi, Ltd. | Data processor |
| US5860008A (en)* | 1996-02-02 | 1999-01-12 | Apple Computer, Inc. | Method and apparatus for decompiling a compiled interpretive code |
| US6424870B1 (en)* | 1996-02-09 | 2002-07-23 | Hitachi, Ltd. | Parallel processor |
| US6381293B1 (en)* | 1996-04-03 | 2002-04-30 | United Microelectronics Corp. | Apparatus and method for serial data communication between plurality of chips in a chip set |
| US5926640A (en)* | 1996-11-01 | 1999-07-20 | Digital Equipment Corporation | Skipping clock interrupts during system inactivity to reduce power consumption |
| US5719445A (en)* | 1996-12-23 | 1998-02-17 | Sgs-Thomson Microelectronics, Inc. | Input delay control |
| US6175665B1 (en)* | 1997-06-09 | 2001-01-16 | Nec Corporation | Image inquiry circuit capable of comparing reference image and retrieval object image |
| US6381461B1 (en)* | 1997-10-23 | 2002-04-30 | Siemens Aktiengesellschaft | Method and radio communications system for transmitting data in a mobile radio network |
| US6055285A (en)* | 1997-11-17 | 2000-04-25 | Qlogic Corporation | Synchronization circuit for transferring pointer between two asynchronous circuits |
| US6069490A (en)* | 1997-12-02 | 2000-05-30 | Xilinx, Inc. | Routing architecture using a direct connect routing mesh |
| US5923615A (en)* | 1998-04-17 | 1999-07-13 | Motorlola | Synchronous pipelined burst memory and method for operating same |
| US6393026B1 (en)* | 1998-09-17 | 2002-05-21 | Nortel Networks Limited | Data packet processing system and method for a router |
| US6360259B1 (en)* | 1998-10-09 | 2002-03-19 | United Technologies Corporation | Method for optimizing communication speed between processors |
| US6345046B1 (en)* | 1998-11-19 | 2002-02-05 | Mitsubishi Denki Kabushiki Kaisha | Receiver and demodulator applied to mobile telecommunications system |
| US6173386B1 (en)* | 1998-12-14 | 2001-01-09 | Cisco Technology, Inc. | Parallel processor with debug capability |
| US6681341B1 (en)* | 1999-11-03 | 2004-01-20 | Cisco Technology, Inc. | Processor isolation method for integrated multi-processor systems |
| US6996157B2 (en)* | 2000-02-02 | 2006-02-07 | Nec Corporation | Pattern generation circuit, multi-path detection circuit employing the same and multi-path detection method |
| US20020045433A1 (en)* | 2000-05-30 | 2002-04-18 | Jaakko Vihriala | Method and arrangement for reducing frequency offset in a radio receiver |
| US6567417B2 (en)* | 2000-06-19 | 2003-05-20 | Broadcom Corporation | Frame forwarding in a switch fabric |
| US20050163248A1 (en)* | 2000-06-20 | 2005-07-28 | Reza Berangi | Signal peak reduction circuit for non-constant envelope modulation signals |
| US20020069345A1 (en)* | 2000-12-05 | 2002-06-06 | Conexant Systems, Inc. | High performance VLIW processor |
| US20040078548A1 (en)* | 2000-12-19 | 2004-04-22 | Claydon Anthony Peter John | Processor architecture |
| US7161978B2 (en)* | 2001-08-29 | 2007-01-09 | Texas Instruments Incorporated | Transmit and receive window synchronization |
| US7342414B2 (en)* | 2002-02-01 | 2008-03-11 | California Institute Of Technology | Fast router and hardware-assisted fast routing method |
| US7549081B2 (en)* | 2002-07-19 | 2009-06-16 | Picochips Design Limited | Processor array |
| US7340017B1 (en)* | 2002-07-30 | 2008-03-04 | National Semiconductor Corporation | System and method for finger management in a rake receiver |
| US20040139466A1 (en)* | 2002-11-05 | 2004-07-15 | Abhay Sharma | Finger allocation for a path searcher in a multipath receiver |
| US20060087323A1 (en)* | 2002-11-19 | 2006-04-27 | University Of Utah Research Foundation | Apparatus and method for testing a signal path from an injection point |
| US20050114565A1 (en)* | 2003-03-31 | 2005-05-26 | Stretch, Inc. | Systems and methods for selecting input/output configuration in an integrated circuit |
| US20050083840A1 (en)* | 2003-10-17 | 2005-04-21 | Motorola, Inc. | Wireless local area network future service quality determination method |
| US7237055B1 (en)* | 2003-10-22 | 2007-06-26 | Stretch, Inc. | System, apparatus and method for data path routing configurable to perform dynamic bit permutations |
| US20050124344A1 (en)* | 2003-12-05 | 2005-06-09 | Rajiv Laroia | Base station based methods and apparatus for supporting break before make handoffs in a multi-carrier system |
| US20070127556A1 (en)* | 2004-02-03 | 2007-06-07 | Matsushita Electric Industrial Co., Ltd. | Rake reception device and rake reception method |
| US7712067B1 (en)* | 2004-02-09 | 2010-05-04 | Altera Corporation | Method and apparatus for facilitating effective and efficient optimization of short-path timing constraints |
| US7383422B2 (en)* | 2004-02-12 | 2008-06-03 | Matsushita Electric Industrial Co., Ltd. | Very long instruction word (VLIW) computer having an efficient instruction code format |
| US7672836B2 (en)* | 2004-10-12 | 2010-03-02 | Samsung Electronics Co., Ltd. | Method and apparatus for estimating pitch of signal |
| US20060089154A1 (en)* | 2004-10-14 | 2006-04-27 | Rajiv Laroia | Wireless terminal location using apparatus and methods employing carrier diversity |
| US20070036251A1 (en)* | 2005-08-11 | 2007-02-15 | Siemens Aktiengesellschaft | Method and system for clipping a baseband input signal |
| US20070173255A1 (en)* | 2006-01-26 | 2007-07-26 | Tebbit Nicholas J | Methods, devices and systems relating to reselecting cells in a cellular wireless communications system |
| US20070254620A1 (en)* | 2006-04-28 | 2007-11-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Dynamic Building of Monitored Set |
| US20070270151A1 (en)* | 2006-05-22 | 2007-11-22 | Holger Claussen | Controlling transmit power of picocell base units |
| US20080146154A1 (en)* | 2006-12-15 | 2008-06-19 | Holger Claussen | Controlling uplink power for picocell communications within a macrocell |
| US20080151832A1 (en)* | 2006-12-22 | 2008-06-26 | Motoya Iwasaki | Suppression of interferences between cells |
| US8032142B2 (en)* | 2007-02-02 | 2011-10-04 | Ubiquisys Limited | Access point power control |
| US20090003263A1 (en)* | 2007-06-26 | 2009-01-01 | Motorola, Inc. | Network for a cellular communication system and a method of operation therefor |
| US20090042593A1 (en)* | 2007-08-10 | 2009-02-12 | Qualcomm Incorporated | Adaptation of transmit power for neighboring nodes |
| US20110130143A1 (en)* | 2007-08-13 | 2011-06-02 | Ntt Docomo, Inc. | Mobile communications system, general base station apparatus, base station apparatus, and base station status control method |
| US20090046665A1 (en)* | 2007-08-16 | 2009-02-19 | Julius Robson | Capacity Optimisation in a Cellular Wireless Network |
| US20090080550A1 (en)* | 2007-09-25 | 2009-03-26 | Hitachi Kokusai Electric Inc. | Communications device |
| US20090092122A1 (en)* | 2007-10-05 | 2009-04-09 | Via Telecom Inc. | Time synchronization of femtocell |
| US20090098871A1 (en)* | 2007-10-12 | 2009-04-16 | Qualcomm Incorporated | Method and system for service redirection background |
| US20090097452A1 (en)* | 2007-10-12 | 2009-04-16 | Qualcomm Incorporated | Femto cell synchronization and pilot search methodology |
| US20090111503A1 (en)* | 2007-10-31 | 2009-04-30 | Nokia Siemens Networks Oy | Overload indicator for adjusting open loop power control parameters |
| US20090150420A1 (en)* | 2007-11-05 | 2009-06-11 | Picochip Designs Limited | Generating debug information |
| US20090163216A1 (en)* | 2007-12-19 | 2009-06-25 | Minh Hoang | Proximity detection in a network |
| US20090168907A1 (en)* | 2007-12-31 | 2009-07-02 | Shantidev Mohanty | OFDMA based communication system |
| US20100035556A1 (en)* | 2008-08-08 | 2010-02-11 | Motorola, Inc. | Managing interference from femtocells |
| US20100046455A1 (en)* | 2008-08-20 | 2010-02-25 | Qualcomm Incorporated | Methods and apparatus for switching between a base channel and a 60 ghz channel |
| US20100054237A1 (en)* | 2008-09-04 | 2010-03-04 | Motorola, Inc. | Synchronization for femto-cell base stations |
| US20110170494A1 (en)* | 2008-09-19 | 2011-07-14 | Industry-Academic Cooperation Foundation, Yonsei University | Synchronization method of femtocell base station and femtocell base station using the same |
| US20100087148A1 (en)* | 2008-09-30 | 2010-04-08 | Murari Srinivasan | Identifying and controlling interference from wireless terminals |
| US20100105345A1 (en)* | 2008-10-24 | 2010-04-29 | Motorola, Inc. | Method and device for detecting presence of a carrier signal in a received signal |
| US20100157906A1 (en)* | 2008-10-31 | 2010-06-24 | Xiangying Yang | Techniques for femto cell synchronization in wireless networks |
| US20100111070A1 (en)* | 2008-11-01 | 2010-05-06 | Broadband Wireless Technology Corp. | Apparatus, Method, And Tangible Machine-Readable Medium Thereof For Time Synchronization Procedure In A Cellular Network |
| US20110002426A1 (en)* | 2009-01-05 | 2011-01-06 | Picochip Designs Limited | Rake Receiver |
| US20110122834A1 (en)* | 2009-11-24 | 2011-05-26 | Qualcomm Incorporated | Virtual home channel for mobile broadcast networks |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011026346A1 (en)* | 2009-09-02 | 2011-03-10 | 中兴通讯股份有限公司 | Method for performing power adjustment to mobile station by base station and base station |
Also Published As
| Publication number | Publication date |
|---|---|
| GB0721719D0 (en) | 2007-12-19 |
| EP2056642A2 (en) | 2009-05-06 |
| US8559998B2 (en) | 2013-10-15 |
| GB2454865B (en) | 2012-06-13 |
| GB2454865A (en) | 2009-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4619948B2 (en) | Outer loop power control for wireless communication systems | |
| JP4560083B2 (en) | Adjusting signal-to-interference targets in outer-loop transmit power control for wireless communication systems | |
| KR101477371B1 (en) | Apparatus and methods for determination of gain factors for wireless communication transmission power | |
| US8712460B2 (en) | Methods of reverse link power control | |
| US6430398B1 (en) | Method for improving performance of a mobile radiocommunication system using power control | |
| US6341225B1 (en) | Method for improving performances of a mobile radiocommunication system using power control | |
| CN100459755C (en) | Mobile terminal with power control and method | |
| US7006841B2 (en) | Method to control base station transmit power drift during soft handoffs | |
| US8559995B2 (en) | Power control apparatus for wireless telecommunication system | |
| US20060084459A1 (en) | Outer loop power control of user equipment in wireless communication | |
| US7818001B2 (en) | Fine grain downlink active set control | |
| KR20030084687A (en) | Cdma mobile communication system in which updating of a reference value for controlling closed-loop transmission power is realized in a base transceiver station | |
| US8594716B2 (en) | Power control apparatus for wireless telecommunication system | |
| US8559998B2 (en) | Power control | |
| US20050090261A1 (en) | Method for setting a power offset for power control of a downlink shared channel in a mobile radiocommunication system | |
| JP2006304355A (en) | Device and method for determining gain factor of transmission power of radio communication | |
| CN101072056A (en) | Power control method and device for CDMA communication system | |
| JP4004853B2 (en) | Telecommunication network, maximum downlink power adjustment method, base station, and wireless communication network controller | |
| JP5459307B2 (en) | Wireless communication apparatus and transmission power control method | |
| EP1928105A1 (en) | A method for power control in a mobile communication system | |
| KR20040059145A (en) | The method for adjusting power in channel of utran |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment | Owner name:PICOCHIP DESIGNS LIMITED, UNITED KINGDOM Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SMART, CHRISTOPHER BRIAN;REEL/FRAME:022296/0625 Effective date:20090128 | |
| AS | Assignment | Owner name:PICOCHIP LIMITED, UNITED KINGDOM Free format text:CHANGE OF NAME;ASSIGNOR:PICOCHIP DESIGNS LIMITED;REEL/FRAME:027182/0627 Effective date:20100813 | |
| AS | Assignment | Owner name:MINDSPEED TECHNOLOGIES U.K., LIMITED, UNITED KINGD Free format text:CHANGE OF NAME;ASSIGNOR:PICOCHIP LIMITED;REEL/FRAME:028188/0283 Effective date:20120308 | |
| STCF | Information on status: patent grant | Free format text:PATENTED CASE | |
| FEPP | Fee payment procedure | Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY | |
| FEPP | Fee payment procedure | Free format text:PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY | |
| AS | Assignment | Owner name:INTEL CORPORATION, CALIFORNIA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MINDSPEED TECHNOLOGIES, INC.;MINDSPEED TECHNOLOGIES U.K., LIMITED;MINDSPEED TELECOMMUNICATIONS TECHNOLOGIES DEVELOPMENT (SHENSHEN) CO. LTD.;AND OTHERS;SIGNING DATES FROM 20140204 TO 20140214;REEL/FRAME:032372/0154 | |
| FPAY | Fee payment | Year of fee payment:4 | |
| AS | Assignment | Owner name:APPLE INC., CALIFORNIA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:053065/0627 Effective date:20191130 | |
| MAFP | Maintenance fee payment | Free format text:PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment:8 | |
| MAFP | Maintenance fee payment | Free format text:PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment:12 |