US20080283979A1 - Semiconductor Package Having Reduced Thickness - Google Patents
Semiconductor Package Having Reduced ThicknessDownload PDFInfo
- Publication number
- US20080283979A1 US20080283979A1US11/947,505US94750507AUS2008283979A1US 20080283979 A1US20080283979 A1US 20080283979A1US 94750507 AUS94750507 AUS 94750507AUS 2008283979 A1US2008283979 A1US 2008283979A1
- Authority
- US
- United States
- Prior art keywords
- leads
- lead
- chip
- paddle
- etched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/85411—Tin (Sn) as principal constituent
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Definitions
- the present inventionrelates to a semiconductor package and, more particularly, but not by way of limitation, to a semiconductor package that has a reduced thickness.
- the semiconductor package therein describedincorporates a leadframe as the central supporting structure of such a package.
- a portion of the leadframe completely surrounded by the plastic encapsulantis internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally.
- More information relative to leadframe technologymay be found in Chapter 8 of the book Micro Electronics Packaging Handbook , (1989), edited by R. Tummala and E. Rymaszewski. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y., which is herein incorporated by reference.
- the integrated circuit chipsmay be used in a wide variety of electronic appliances.
- the variety of electronic devices utilizing semiconductor packageshas grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions.
- These electronic appliancesare typically manufactured in reduced sizes and at reduced costs, which has resulted in increased consumer demand. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.
- semiconductor packageswhich transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a size of about 1 ⁇ 1 mm.
- the internal leadsare as thick as the chip paddle.
- the bond pads on the semiconductor chip that is mounted onto the chip paddleare positioned at a far higher level than are the internal leads, so that the loop height of the conductive wires for connecting the semiconductor chip and the internal leads is elevated.
- the loop heightresults in an increase in a wire sweeping phenomenon that is caused by pressure of an encapsulation material during encapsulation of the package components.
- back-grinding techniquesin which a semiconductor chip is ground down before being mounted on a chip paddle.
- the back-grinding processdeleteriously affects the semiconductor chip.
- a semiconductor chip that is thinned in this manneris apt to undergo warping, which may result in damaging the internal integrated circuits.
- the semiconductor chip itselfmay be cracked during the back-grinding.
- a semiconductor packagecomprising a semiconductor chip provided with a plurality of bond pads, a chip paddle bonded to the bottom surface of the semiconductor chip via an adhesive, a plurality of leads formed at regular intervals along the perimeter of the chip paddle and conductive wires for electrically connecting the bond pads of the semiconductor chip to the leads.
- a package bodycomprises the semiconductor chip, the conductive wires, the chip paddle and the leads that are preferably encapsulated by an encapsulation material.
- the chip paddle, the leads and the tie barsare externally exposed at their side surfaces and bottom surfaces.
- the chip paddleis half-etched over the entire upper surface of the chip paddle, which results in a thinner thickness than the leads.
- the half-etched chip paddleis about 25-75% as thick as the leads. Accordingly, by half-etching the entire upper surface of the chip paddle, the chip paddle itself is made thinner than the leads, leading to the slimming of the semiconductor package.
- FIG. 1is a cutaway perspective view of a semiconductor package incorporating the improved leadframe assembly of the present invention
- FIG. 2shows a cross section of a semiconductor package wherein the semiconductor package has a chip paddle of reduced thickness according to one embodiment of the present invention
- FIG. 3shows a bottom plan view of the semiconductor package of FIG. 1 ;
- FIG. 4shows a cross section of a semiconductor package wherein the semiconductor package has a chip paddle of reduced thickness and including a half-etched section according to another embodiment of the present invention.
- FIG. 5shows a bottom plan view of an alternative embodiment of a leadframe which may be integrated in the semiconductor package of the present invention.
- Semiconductor package 10comprises a semiconductor chip 12 .
- Semiconductor chip 12has a plurality of bond pads 14 on an upper surface of semiconductor chip 12 and along the perimeter of semiconductor chip 12 .
- a chip paddle 16is bonded to a bottom surface of semiconductor chip 12 via an adhesive.
- a tie bar 20FIGS. 1 & 2 , which extends outwards toward a respective corner of the semiconductor package 10 .
- the tie bar 20preferably also has a half-etched portion 21 ( FIG. 1 and FIG. 5 ).
- a plurality of leads 22are located along the circumference of chip paddle 16 .
- the chip paddle 16 and the leads 22are externally exposed at their bottom surfaces (see FIG. 2 ). Additionally, the leads 22 are exposed on their side faces (see FIG. 1 ).
- the externally exposed portions of the chip paddle 16 and the leads 22may be electroplated with a corrosion minimizing material such as, but not limited to, tin lead, gold, nickel palladium, tin bismuth, or other similar materials known in the art.
- Each of leads 22has a half-etched portion 24 at an end facing the chip paddle 16 . As seen in FIG. 5 , the half-etched portion 24 of at least some of the leads 22 may have an angled configuration to facilitate the positioning thereof closer to the chip paddle 16 .
- each of leads 22may also be electroplated with an electrical conductivity enhancing material such as, for example, gold or silver.
- Conductive wires 26provide an electrical pathway between the bond pads 14 of the semiconductor chip 12 and the leads 22 .
- the semiconductor chip 12 , the conductive wires 26 , the chip paddle 16 and the leads 22are encapsulated by an encapsulation material 28 to create a package body 30 whereas the chip paddle 16 , the leads 22 and the tie bars 20 are externally exposed toward the downward direction of the semiconductor package 10 .
- the encapsulation material 28may be thermoplastics or thermoset resins, with the thermoset resins including silicones, phenolics, and epoxies.
- the chip paddle 16may include a half-etched section 33 which is located a lower edge 35 of the chip paddle 16 .
- the half-etched section 33extends to and at least partially circumvents the bottom surface 37 of the chip paddle 16 .
- the half-etched portion 21 of each tie bar 20may extend to the half-etched section 33 of the chip paddle 16 .
- the formation of the half-etched surface 32 over the entire upper surface of the chip paddle 16is conducted while a lower side area of the lead 22 is etched, e.g., to form half etched portion 24 .
- the present inventionis not limited to etching the top surface of chip paddle 16 and the half etched portion 24 of the leads 22 simultaneously.
- the total height of the semiconductor package body 30is reduced.
- the semiconductor chip 12is mounted on the half-etched surface 32 of the chip paddle 16 , the semiconductor chip 12 is positioned at a lower height than the semiconductor chip 12 would be if it were located on a non-etched chip paddle 16 .
- the loop height of the conductive wires 26is also lowered.
- An additional benefitis that the lower loop height of the conductive wires 26 decreases an occurrence of wire sweeping during encapsulation of the semiconductor package 10 . Further, the low height of the semiconductor chip 12 results in decreasing the thickness of the semiconductor package 10 .
- the chip paddle 16is made thinner than the leads 22 by half-etching the entire upper surface of the chip paddle 16 , so that the total thickness of the semiconductor package 10 can be decreased.
- the height of semiconductor chip 12 with respect to the bottom surface of chip paddle 16is reduced when the semiconductor chip 12 is mounted on the half-etched chip paddle 16 . Consequently, the loop height of the conductive wires 26 is also lowered, which reduces wire sweeping during the encapsulation of the semiconductor package 10 .
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
- The present application is a continuation of U.S. application Ser. No. 11/492,481 entitled SEMICONDUCTOR PACKAGE HAVING REDUCED THICKNESS filed Jul. 25, 2006, which is a divisional of U.S. application Ser. No. 10/763,859 entitled SEMICONDUCTOR PACKAGE HAVING REDUCED THICKNESS filed Jan. 23, 2004 and issued as U.S. Pat. No. 7,115,445 on Oct. 3, 2006, which is a divisional of U.S. application Ser. No. 09/687,585 entitled SEMICONDUCTOR PACKAGE HAVING REDUCED THICKNESS filed Oct. 13, 2000 and issued as U.S. Pat. No. 6,696,747 on Feb. 24, 2004.
- Not Applicable
- 1. Field of the Invention
- The present invention relates to a semiconductor package and, more particularly, but not by way of limitation, to a semiconductor package that has a reduced thickness.
- 2. History of Related Art
- It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal leadframes for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the leadframe are then incorporated. A hard plastic encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.
- As set forth above, the semiconductor package therein described incorporates a leadframe as the central supporting structure of such a package. A portion of the leadframe completely surrounded by the plastic encapsulant is internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally. More information relative to leadframe technology may be found in Chapter 8 of the bookMicro Electronics Packaging Handbook, (1989), edited by R. Tummala and E. Rymaszewski. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y., which is herein incorporated by reference.
- Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, which has resulted in increased consumer demand. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.
- According to such miniaturization tendency, semiconductor packages, which transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a size of about 1×1 mm.
- One obstacle to reducing the thickness of conventional semiconductor packages is the internal leads are as thick as the chip paddle. Under the condition that the thickness of the internal leads is identical to that of the chip paddle, the bond pads on the semiconductor chip that is mounted onto the chip paddle are positioned at a far higher level than are the internal leads, so that the loop height of the conductive wires for connecting the semiconductor chip and the internal leads is elevated. The loop height results in an increase in a wire sweeping phenomenon that is caused by pressure of an encapsulation material during encapsulation of the package components.
- Previously, techniques for reducing the thickness of semiconductor packages have been utilized, such as back-grinding techniques in which a semiconductor chip is ground down before being mounted on a chip paddle. The back-grinding process, however, deleteriously affects the semiconductor chip. For example, a semiconductor chip that is thinned in this manner is apt to undergo warping, which may result in damaging the internal integrated circuits. In addition, the semiconductor chip itself may be cracked during the back-grinding.
- The various embodiments of the present invention provide a semiconductor package that is extremely thin without the need for conducting a back-grinding process or at least for reducing the amount of back-grinding that is required. In one embodiment of the present invention, there is provided a semiconductor package comprising a semiconductor chip provided with a plurality of bond pads, a chip paddle bonded to the bottom surface of the semiconductor chip via an adhesive, a plurality of leads formed at regular intervals along the perimeter of the chip paddle and conductive wires for electrically connecting the bond pads of the semiconductor chip to the leads. A package body comprises the semiconductor chip, the conductive wires, the chip paddle and the leads that are preferably encapsulated by an encapsulation material. The chip paddle, the leads and the tie bars are externally exposed at their side surfaces and bottom surfaces. The chip paddle is half-etched over the entire upper surface of the chip paddle, which results in a thinner thickness than the leads. In one embodiment of the present invention, the half-etched chip paddle is about 25-75% as thick as the leads. Accordingly, by half-etching the entire upper surface of the chip paddle, the chip paddle itself is made thinner than the leads, leading to the slimming of the semiconductor package.
- A more complete understanding of the method and apparatus of the present invention may be obtained by reference to the following detailed description, with like reference numerals denoting like elements, when taken in conjunction with the accompanying drawings wherein:
FIG. 1 is a cutaway perspective view of a semiconductor package incorporating the improved leadframe assembly of the present invention;FIG. 2 shows a cross section of a semiconductor package wherein the semiconductor package has a chip paddle of reduced thickness according to one embodiment of the present invention;FIG. 3 shows a bottom plan view of the semiconductor package ofFIG. 1 ;FIG. 4 shows a cross section of a semiconductor package wherein the semiconductor package has a chip paddle of reduced thickness and including a half-etched section according to another embodiment of the present invention; andFIG. 5 shows a bottom plan view of an alternative embodiment of a leadframe which may be integrated in the semiconductor package of the present invention.- The present invention may be understood more readily by reference to the following detailed description of preferred embodiments of the present invention and the figures.
- Referring now to
FIGS. 1 ,2 and3, a representative semiconductor package embodying aspects of the present invention is designated generally10.Semiconductor package 10 comprises asemiconductor chip 12.Semiconductor chip 12 has a plurality ofbond pads 14 on an upper surface ofsemiconductor chip 12 and along the perimeter ofsemiconductor chip 12. Achip paddle 16 is bonded to a bottom surface ofsemiconductor chip 12 via an adhesive. At a corner ofchip paddle 16 is a tie bar20 (FIGS. 1 & 2 ), which extends outwards toward a respective corner of thesemiconductor package 10. Thetie bar 20 preferably also has a half-etched portion21 (FIG. 1 andFIG. 5 ). - A plurality of
leads 22 are located along the circumference ofchip paddle 16. Thechip paddle 16 and theleads 22 are externally exposed at their bottom surfaces (seeFIG. 2 ). Additionally, theleads 22 are exposed on their side faces (seeFIG. 1 ). The externally exposed portions of thechip paddle 16 and theleads 22 may be electroplated with a corrosion minimizing material such as, but not limited to, tin lead, gold, nickel palladium, tin bismuth, or other similar materials known in the art. Each ofleads 22 has a half-etchedportion 24 at an end facing thechip paddle 16. As seen inFIG. 5 , the half-etchedportion 24 of at least some of theleads 22 may have an angled configuration to facilitate the positioning thereof closer to thechip paddle 16. The upper surface of each of leads22 may also be electroplated with an electrical conductivity enhancing material such as, for example, gold or silver.Conductive wires 26 provide an electrical pathway between thebond pads 14 of thesemiconductor chip 12 and the leads22. Thesemiconductor chip 12, theconductive wires 26, thechip paddle 16 and theleads 22 are encapsulated by anencapsulation material 28 to create apackage body 30 whereas thechip paddle 16, theleads 22 and the tie bars20 are externally exposed toward the downward direction of thesemiconductor package 10. Theencapsulation material 28 may be thermoplastics or thermoset resins, with the thermoset resins including silicones, phenolics, and epoxies. - An aspect of the various embodiments of the present invention resides in the formation of a half etched
surface 32 over the entire upper surface of thechip paddle 16, so as to make the thickness of thechip paddle 16, designated h2 (FIG. 2 ), smaller than the thickness of thelead 22, which is designated h1 (FIG. 2 ). Preferably, thechip paddle 16 is about 25-75% as thick as theleads 22, but this range is presented for example only and should not be construed to limit the present invention. As shown inFIG. 4 , in accordance with one embodiment of the present invention, thechip paddle 16 may include a half-etchedsection 33 which is located alower edge 35 of thechip paddle 16. The half-etchedsection 33 extends to and at least partially circumvents thebottom surface 37 of thechip paddle 16. As seen inFIG. 5 , the half-etchedportion 21 of eachtie bar 20 may extend to the half-etchedsection 33 of thechip paddle 16. - It is also preferred that the formation of the half-etched
surface 32 over the entire upper surface of thechip paddle 16 is conducted while a lower side area of thelead 22 is etched, e.g., to form half etchedportion 24. However, the present invention is not limited to etching the top surface ofchip paddle 16 and the half etchedportion 24 of theleads 22 simultaneously. - By half-etching the entire upper surface of the
chip paddle 16, the total height of thesemiconductor package body 30 is reduced. Whensemiconductor chip 12 is mounted on the half-etchedsurface 32 of thechip paddle 16, thesemiconductor chip 12 is positioned at a lower height than thesemiconductor chip 12 would be if it were located on anon-etched chip paddle 16. Thus, the loop height of theconductive wires 26 is also lowered. An additional benefit is that the lower loop height of theconductive wires 26 decreases an occurrence of wire sweeping during encapsulation of thesemiconductor package 10. Further, the low height of thesemiconductor chip 12 results in decreasing the thickness of thesemiconductor package 10. - The present invention has been described in an illustrative manner, and it is to be understood the terminology used is intended to be in the nature of descriptions rather than of limitation. Many modifications and variations of the present invention are possible in light of the above teachings.
- As described hereinbefore, the
chip paddle 16 is made thinner than theleads 22 by half-etching the entire upper surface of thechip paddle 16, so that the total thickness of thesemiconductor package 10 can be decreased. In addition, the height ofsemiconductor chip 12 with respect to the bottom surface ofchip paddle 16 is reduced when thesemiconductor chip 12 is mounted on the half-etchedchip paddle 16. Consequently, the loop height of theconductive wires 26 is also lowered, which reduces wire sweeping during the encapsulation of thesemiconductor package 10. - The following applications are being filed on the same date as the present application and are all incorporated by reference as if wholly rewritten entirely herein, including any additional matter incorporated by reference therein:
Patent/ First Named Ser. No. Title of Application Inventor 6,646,339 Improved Thin and Heat Radiant Jae Hun Ku Semiconductor Package and Method for Manufacturing 6,627,976 Leadframe for Semiconductor Package Young Suk and Mold for Molding the Same Chung 6,475,827 Method for Making a Semiconductor Tae Heon Lee Package Having Improved Defect Testing and Increased Production Yield 6,639308 Near Chip Size Semiconductor Package Sean Timothy Crowley 6,677,663 End Grid Array Semiconductor Package Jae Hun Ku 09/687,048 Leadframe and Semiconductor Package Tae Heon Lee with Improved Solder Joint Strength 6,555,899 Semiconductor Leadframe Assembly and Young Suk Method of Manufacture Chung 6,525,406 Semiconductor Device Having Increased Young Suk Moisture Path and Increased Solder Joint Chung Strength - It is this believed that the operation and construction of the present invention will be apparent from the foregoing description of the preferred exemplary embodiments. It will be obvious to a person of ordinary skill in the art that various changes and modifications may be made herein without departing from the spirit and the scope of the invention.
Claims (21)
1-11. (canceled)
12. A semiconductor package, comprising:
a leadframe comprising:
a chip paddle defining opposed, generally planar top and bottom surfaces and a half-etched section which at least partially circumvents the bottom surface, the chip paddle having a paddle thickness between the top and bottom surfaces thereof; and
a plurality of leads extending at least partially about the chip paddle, each of the leads having:
opposed, generally planar upper and lower lead surfaces and a lead thickness between the upper and lower lead surfaces thereof;
an inner lead end; and
a half-etched portion formed within the lower lead surface and extending to the inner lead end, the half-etched portion defining an etched lead surface which is disposed in opposed relation to the upper lead surface;
the half-etched portion of at least some of the leads having an angled configuration;
a semiconductor chip attached to the top surface of the chip paddle and electrically connected to at least one of the leads; and
an encapsulation material at least partially encapsulating the leadframe and the semiconductor chip such that at least portions of the lower surfaces of the leads are exposed within the encapsulation material;
wherein the chip paddle thickness is in the range of from about 25% to about 75% of the lead thickness of each of the leads.
13. The semiconductor package ofclaim 12 wherein the semiconductor chip is electrically connected to the upper lead surface of the at least one of the leads via a conductive wire which is encapsulated by the encapsulation material.
14. The semiconductor package ofclaim 12 wherein the bottom surface of the chip paddle is exposed within the encapsulation material and extends in generally co-planar relation to the lower lead surfaces of the leads.
15. The semiconductor package ofclaim 14 wherein the bottom surface of the chip paddle and the lower lead surfaces of the leads are each plated with a corrosion-minimizing material.
16. The semiconductor package ofclaim 12 wherein portions of the upper lead surfaces of each of the leads are exposed within the encapsulation material.
17. The semiconductor package ofclaim 12 wherein the leadframe further includes at least one tie bar attached to and extending from the chip paddle, the tie bar having:
opposed, generally planar upper and lower tie bar surfaces; and
a half-etched portion formed in the lower tie bar surface and defining an etched tie bar surface which is disposed in opposed relation to the upper tie bar surface.
18. The semiconductor package ofclaim 17 wherein:
the tie bar and each of the leads each further have an outer end; and
the outer ends and portions of the upper lead and tie bar surfaces are exposed within the encapsulation material.
19. The semiconductor package ofclaim 17 wherein the lower tie bar surface is exposed within the encapsulation material and extends in generally co-planar relation to the lower lead surfaces of the leads.
20. The semiconductor package ofclaim 19 wherein the bottom surface of the chip paddle is exposed within the encapsulation material and extends in generally co-planar relation to the lower lead and tie bar surfaces.
21. The semiconductor package ofclaim 20 wherein the bottom surface of the chip paddle and the lower lead and tie bar surfaces are each plated with a corrosion-minimizing material.
22. The semiconductor package ofclaim 17 wherein the etched tie bar surface extends in generally co-planar relation to the etched lead surface of each of the leads and the half-etched section of the chip paddle.
23. The semiconductor package ofclaim 12 wherein the lead thickness of each of the leads exceeds the paddle thickness such that the top surface of the chip paddle extends in generally co-planar relation to the etched lead surface of each of the leads.
24. The semiconductor package ofclaim 12 wherein the upper lead surface of the at least one of the leads is plated with an electrical conductivity enhancing material.
25. The semiconductor package ofclaim 12 wherein the semiconductor chip is secured to the top surface of the chip paddle via an adhesive.
26. A leadframe comprising:
a chip paddle defining opposed, generally planar top and bottom surfaces and a half-etched section which at least partially circumvents the bottom surface, the chip paddle having a paddle thickness between the top and bottom surfaces thereof; and
a plurality of leads extending at least partially about the die paddle, each of the leads having:
opposed, generally planar upper and lower lead surfaces and a lead thickness between the upper and lower lead surfaces thereof;
an inner lead end; and
a half-etched portion formed within the lower lead surface and extending to the inner lead end, the half-etched portion defining an etched lead surface which is disposed in opposed relation to the upper lead surface;
the half-etched portion of at least some of the leads having an angled configuration;
wherein the chip paddle thickness is in the range of from about 25% to about 75% of the lead thickness of each of the leads.
27. The leadframe ofclaim 26 wherein the bottom surface of the chip paddle extends in generally co-planar relation to the lower lead surfaces of the leads.
28. The leadframe ofclaim 26 further including at least one tie bar attached to and extending from the chip paddle, the tie bar having:
opposed, generally planar upper and lower tie bar surfaces; and
a half-etched portion formed in the lower tie bar surface and defining an etched tie bar surface which is disposed in opposed relation to the upper tie bar surface.
29. The leadframe ofclaim 28 wherein the lower tie bar surface extends in generally co-planar relation to the lower lead surfaces of the leads.
30. The leadframe ofclaim 26 wherein the lead thickness of each of the leads exceeds the paddle thickness such that the top surface of the chip paddle extends in generally co-planar relation to the etched lead surface of each of the leads.
31. A semiconductor package, comprising:
a leadframe comprising:
a chip paddle defining opposed, generally planar top and bottom surfaces and a half-etched section which at least partially circumvents the bottom surface, the chip paddle having a paddle thickness between the top and bottom surfaces thereof; and
a plurality of leads extending at least partially about the chip paddle, each of the leads having:
opposed, generally planar upper and lower lead surfaces and a lead thickness between the upper and lower lead surfaces thereof;
an inner lead end; and
a half-etched portion formed within the lower lead surface and extending to the inner lead end, the half-etched portion defining an etched lead surface which is disposed in opposed relation to the upper lead surface;
the half-etched portion of at least some of the leads having an angled configuration;
a semiconductor chip attached to the top surface of the chip paddle and electrically connected to at least one of the leads; and
an encapsulation material at least partially encapsulating the leadframe and the semiconductor chip such that at least portions of the lower surfaces of the leads are exposed within the encapsulation material;
wherein the lead thickness of each of the leads exceeds the paddle thickness such that the top surface of the chip paddle extends in generally co-planar relation to the etched lead surface of each of the leads.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/947,505US20080283979A1 (en) | 1999-10-15 | 2007-11-29 | Semiconductor Package Having Reduced Thickness |
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR99-44651 | 1999-10-15 | ||
| KR1019990044651AKR20010037247A (en) | 1999-10-15 | 1999-10-15 | Semiconductor package |
| US09/687,585US6696747B1 (en) | 1999-10-15 | 2000-10-13 | Semiconductor package having reduced thickness |
| US10/763,859US7115445B2 (en) | 1999-10-15 | 2004-01-23 | Semiconductor package having reduced thickness |
| US11/492,481US7321162B1 (en) | 1999-10-15 | 2006-07-25 | Semiconductor package having reduced thickness |
| US11/947,505US20080283979A1 (en) | 1999-10-15 | 2007-11-29 | Semiconductor Package Having Reduced Thickness |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/492,481ContinuationUS7321162B1 (en) | 1999-10-15 | 2006-07-25 | Semiconductor package having reduced thickness |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20080283979A1true US20080283979A1 (en) | 2008-11-20 |
Family
ID=19615434
Family Applications (4)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/687,585Expired - LifetimeUS6696747B1 (en) | 1999-10-15 | 2000-10-13 | Semiconductor package having reduced thickness |
| US10/763,859Expired - LifetimeUS7115445B2 (en) | 1999-10-15 | 2004-01-23 | Semiconductor package having reduced thickness |
| US11/492,481Expired - LifetimeUS7321162B1 (en) | 1999-10-15 | 2006-07-25 | Semiconductor package having reduced thickness |
| US11/947,505AbandonedUS20080283979A1 (en) | 1999-10-15 | 2007-11-29 | Semiconductor Package Having Reduced Thickness |
Family Applications Before (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/687,585Expired - LifetimeUS6696747B1 (en) | 1999-10-15 | 2000-10-13 | Semiconductor package having reduced thickness |
| US10/763,859Expired - LifetimeUS7115445B2 (en) | 1999-10-15 | 2004-01-23 | Semiconductor package having reduced thickness |
| US11/492,481Expired - LifetimeUS7321162B1 (en) | 1999-10-15 | 2006-07-25 | Semiconductor package having reduced thickness |
Country Status (2)
| Country | Link |
|---|---|
| US (4) | US6696747B1 (en) |
| KR (1) | KR20010037247A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104051373A (en)* | 2013-03-14 | 2014-09-17 | 矽品精密工业股份有限公司 | Heat dissipation structure, semiconductor package and manufacturing method thereof |
Families Citing this family (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010037247A (en)* | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | Semiconductor package |
| KR100576889B1 (en)* | 2000-12-29 | 2006-05-03 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and manufacturing method |
| KR20020065729A (en)* | 2001-02-07 | 2002-08-14 | 주식회사 칩팩코리아 | Semicoductor package |
| TW525274B (en)* | 2001-03-05 | 2003-03-21 | Samsung Electronics Co Ltd | Ultra thin semiconductor package having different thickness of die pad and leads, and method for manufacturing the same |
| JP3476442B2 (en)* | 2001-05-15 | 2003-12-10 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
| JP2003100782A (en)* | 2001-09-20 | 2003-04-04 | Mitsubishi Electric Corp | Semiconductor device manufacturing method and semiconductor device |
| JP2005079365A (en)* | 2003-09-01 | 2005-03-24 | Oki Electric Ind Co Ltd | Substrate frame and method for manufacturing semiconductor device using this |
| JP4372508B2 (en)* | 2003-10-06 | 2009-11-25 | ローム株式会社 | Lead frame manufacturing method, semiconductor device manufacturing method using the same, semiconductor device, and portable device and electronic device including the same |
| JP2005159103A (en) | 2003-11-27 | 2005-06-16 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
| JP2006100752A (en)* | 2004-09-30 | 2006-04-13 | Sanyo Electric Co Ltd | Circuit arrangement and its manufacturing method |
| US7645640B2 (en)* | 2004-11-15 | 2010-01-12 | Stats Chippac Ltd. | Integrated circuit package system with leadframe substrate |
| KR100753409B1 (en)* | 2005-04-27 | 2007-08-30 | 주식회사 하이닉스반도체 | Ultra-thin package and its manufacturing method |
| US7504733B2 (en) | 2005-08-17 | 2009-03-17 | Ciclon Semiconductor Device Corp. | Semiconductor die package |
| US7560808B2 (en)* | 2005-10-19 | 2009-07-14 | Texas Instruments Incorporated | Chip scale power LDMOS device |
| US7446375B2 (en)* | 2006-03-14 | 2008-11-04 | Ciclon Semiconductor Device Corp. | Quasi-vertical LDMOS device having closed cell layout |
| US20080036078A1 (en)* | 2006-08-14 | 2008-02-14 | Ciclon Semiconductor Device Corp. | Wirebond-less semiconductor package |
| US8207600B2 (en)* | 2007-03-30 | 2012-06-26 | Stats Chippac Ltd. | Integrated circuit package system with encapsulating features |
| US8049312B2 (en)* | 2009-01-12 | 2011-11-01 | Texas Instruments Incorporated | Semiconductor device package and method of assembly thereof |
| US20100193920A1 (en)* | 2009-01-30 | 2010-08-05 | Infineon Technologies Ag | Semiconductor device, leadframe and method of encapsulating |
| JP2011100718A (en)* | 2009-10-05 | 2011-05-19 | Yazaki Corp | Connector |
| US8766428B2 (en)* | 2009-12-02 | 2014-07-01 | Stats Chippac Ltd. | Integrated circuit packaging system with flip chip and method of manufacture thereof |
| KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
| US11291146B2 (en) | 2014-03-07 | 2022-03-29 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
| US9728510B2 (en) | 2015-04-10 | 2017-08-08 | Analog Devices, Inc. | Cavity package with composite substrate |
| US10796986B2 (en) | 2016-03-21 | 2020-10-06 | Infineon Technologies Ag | Leadframe leads having fully plated end faces |
| US11211305B2 (en) | 2016-04-01 | 2021-12-28 | Texas Instruments Incorporated | Apparatus and method to support thermal management of semiconductor-based components |
| US10861796B2 (en) | 2016-05-10 | 2020-12-08 | Texas Instruments Incorporated | Floating die package |
| US9837333B1 (en)* | 2016-09-21 | 2017-12-05 | International Business Machines Corporation | Electronic package cover having underside rib |
| US10179730B2 (en) | 2016-12-08 | 2019-01-15 | Texas Instruments Incorporated | Electronic sensors with sensor die in package structure cavity |
| US9761543B1 (en) | 2016-12-20 | 2017-09-12 | Texas Instruments Incorporated | Integrated circuits with thermal isolation and temperature regulation |
| US10411150B2 (en) | 2016-12-30 | 2019-09-10 | Texas Instruments Incorporated | Optical isolation systems and circuits and photon detectors with extended lateral P-N junctions |
| US9865537B1 (en) | 2016-12-30 | 2018-01-09 | Texas Instruments Incorporated | Methods and apparatus for integrated circuit failsafe fuse package with arc arrest |
| US9929110B1 (en) | 2016-12-30 | 2018-03-27 | Texas Instruments Incorporated | Integrated circuit wave device and method |
| US10074639B2 (en) | 2016-12-30 | 2018-09-11 | Texas Instruments Incorporated | Isolator integrated circuits with package structure cavity and fabrication methods |
| US10121847B2 (en) | 2017-03-17 | 2018-11-06 | Texas Instruments Incorporated | Galvanic isolation device |
| US10199312B1 (en) | 2017-09-09 | 2019-02-05 | Amkor Technology, Inc. | Method of forming a packaged semiconductor device having enhanced wettable flank and structure |
| US10366943B2 (en) | 2017-09-16 | 2019-07-30 | Amkor Technology, Inc. | Packaged electronic device having stepped conductive structure and related methods |
| US10763195B2 (en)* | 2018-03-23 | 2020-09-01 | Stmicroelectronics S.R.L. | Leadframe package using selectively pre-plated leadframe |
| US10727161B2 (en) | 2018-08-06 | 2020-07-28 | Texas Instruments Incorporated | Thermal and stress isolation for precision circuit |
| US11227817B2 (en)* | 2018-12-12 | 2022-01-18 | Stmicroelectronics, Inc. | Compact leadframe package |
Citations (56)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2596993A (en)* | 1949-01-13 | 1952-05-20 | United Shoe Machinery Corp | Method and mold for covering of eyelets by plastic injection |
| US3435815A (en)* | 1966-07-15 | 1969-04-01 | Micro Tech Mfg Inc | Wafer dicer |
| US3734660A (en)* | 1970-01-09 | 1973-05-22 | Tuthill Pump Co | Apparatus for fabricating a bearing device |
| US3838984A (en)* | 1973-04-16 | 1974-10-01 | Sperry Rand Corp | Flexible carrier and interconnect for uncased ic chips |
| US4054238A (en)* | 1976-03-23 | 1977-10-18 | Western Electric Company, Inc. | Method, apparatus and lead frame for assembling leads with terminals on a substrate |
| US4189342A (en)* | 1971-10-07 | 1980-02-19 | U.S. Philips Corporation | Semiconductor device comprising projecting contact layers |
| US4258381A (en)* | 1977-12-07 | 1981-03-24 | Steag, Kernergie Gmbh | Lead frame for a semiconductor device suitable for mass production |
| US4289922A (en)* | 1979-09-04 | 1981-09-15 | Plessey Incorporated | Integrated circuit package and lead frame |
| US4301464A (en)* | 1978-08-02 | 1981-11-17 | Hitachi, Ltd. | Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the semiconductor supporting member |
| US4332537A (en)* | 1978-07-17 | 1982-06-01 | Dusan Slepcevic | Encapsulation mold with removable cavity plates |
| US4417266A (en)* | 1981-08-14 | 1983-11-22 | Amp Incorporated | Power and ground plane structure for chip carrier |
| US4451224A (en)* | 1982-03-25 | 1984-05-29 | General Electric Company | Mold device for making plastic articles from resin |
| US4530152A (en)* | 1982-04-01 | 1985-07-23 | Compagnie Industrielle Des Telecommunications Cit-Alcatel | Method for encapsulating semiconductor components using temporary substrates |
| US4541003A (en)* | 1978-12-27 | 1985-09-10 | Hitachi, Ltd. | Semiconductor device including an alpha-particle shield |
| US4646710A (en)* | 1982-09-22 | 1987-03-03 | Crystal Systems, Inc. | Multi-wafer slicing with a fixed abrasive |
| US4707724A (en)* | 1984-06-04 | 1987-11-17 | Hitachi, Ltd. | Semiconductor device and method of manufacturing thereof |
| US4727633A (en)* | 1985-08-08 | 1988-03-01 | Tektronix, Inc. | Method of securing metallic members together |
| US4737839A (en)* | 1984-03-19 | 1988-04-12 | Trilogy Computer Development Partners, Ltd. | Semiconductor chip mounting system |
| US4756080A (en)* | 1986-01-27 | 1988-07-12 | American Microsystems, Inc. | Metal foil semiconductor interconnection method |
| US4812896A (en)* | 1986-11-13 | 1989-03-14 | Olin Corporation | Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant |
| US4862245A (en)* | 1985-04-18 | 1989-08-29 | International Business Machines Corporation | Package semiconductor chip |
| US4862246A (en)* | 1984-09-26 | 1989-08-29 | Hitachi, Ltd. | Semiconductor device lead frame with etched through holes |
| US4907067A (en)* | 1988-05-11 | 1990-03-06 | Texas Instruments Incorporated | Thermally efficient power device package |
| US4920074A (en)* | 1987-02-25 | 1990-04-24 | Hitachi, Ltd. | Surface mount plastic package semiconductor integrated circuit, manufacturing method thereof, as well as mounting method and mounted structure thereof |
| US4935803A (en)* | 1988-09-09 | 1990-06-19 | Motorola, Inc. | Self-centering electrode for power devices |
| US4942454A (en)* | 1987-08-05 | 1990-07-17 | Mitsubishi Denki Kabushiki Kaisha | Resin sealed semiconductor device |
| US4987475A (en)* | 1988-02-29 | 1991-01-22 | Digital Equipment Corporation | Alignment of leads for ceramic integrated circuit packages |
| US5018003A (en)* | 1988-10-20 | 1991-05-21 | Mitsubishi Denki Kabushiki Kaisha | Lead frame and semiconductor device |
| US5029386A (en)* | 1990-09-17 | 1991-07-09 | Hewlett-Packard Company | Hierarchical tape automated bonding method |
| US5041902A (en)* | 1989-12-14 | 1991-08-20 | Motorola, Inc. | Molded electronic package with compression structures |
| US5057900A (en)* | 1988-10-17 | 1991-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device and a manufacturing method for the same |
| US5059379A (en)* | 1987-07-20 | 1991-10-22 | Mitsubishi Denki Kabushiki Kaisha | Method of resin sealing semiconductor devices |
| US5065223A (en)* | 1989-05-31 | 1991-11-12 | Fujitsu Vlsi Limited | Packaged semiconductor device |
| US5070039A (en)* | 1989-04-13 | 1991-12-03 | Texas Instruments Incorporated | Method of making an integrated circuit using a pre-served dam bar to reduce mold flash and to facilitate flash removal |
| US5087961A (en)* | 1987-01-28 | 1992-02-11 | Lsi Logic Corporation | Semiconductor device package |
| US5091341A (en)* | 1989-05-22 | 1992-02-25 | Kabushiki Kaisha Toshiba | Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member |
| US5096852A (en)* | 1988-06-02 | 1992-03-17 | Burr-Brown Corporation | Method of making plastic encapsulated multichip hybrid integrated circuits |
| US5118298A (en)* | 1991-04-04 | 1992-06-02 | Advanced Interconnections Corporation | Through hole mounting of integrated circuit adapter leads |
| US5122860A (en)* | 1987-08-26 | 1992-06-16 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit device and manufacturing method thereof |
| US5134773A (en)* | 1989-05-26 | 1992-08-04 | Gerard Lemaire | Method for making a credit card containing a microprocessor chip |
| US5151039A (en)* | 1990-04-06 | 1992-09-29 | Advanced Interconnections Corporation | Integrated circuit adapter having gullwing-shaped leads |
| US5157475A (en)* | 1988-07-08 | 1992-10-20 | Oki Electric Industry Co., Ltd. | Semiconductor device having a particular conductive lead structure |
| US5157480A (en)* | 1991-02-06 | 1992-10-20 | Motorola, Inc. | Semiconductor device having dual electrical contact sites |
| US5168368A (en)* | 1991-05-09 | 1992-12-01 | International Business Machines Corporation | Lead frame-chip package with improved configuration |
| US5172213A (en)* | 1991-05-23 | 1992-12-15 | At&T Bell Laboratories | Molded circuit package having heat dissipating post |
| US5172214A (en)* | 1991-02-06 | 1992-12-15 | Motorola, Inc. | Leadless semiconductor device and method for making the same |
| US5175060A (en)* | 1989-07-01 | 1992-12-29 | Ibiden Co., Ltd. | Leadframe semiconductor-mounting substrate having a roughened adhesive conductor circuit substrate and method of producing the same |
| US5200362A (en)* | 1989-09-06 | 1993-04-06 | Motorola, Inc. | Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film |
| US5200809A (en)* | 1991-09-27 | 1993-04-06 | Vlsi Technology, Inc. | Exposed die-attach heatsink package |
| US5214845A (en)* | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
| US5466966A (en)* | 1993-02-05 | 1995-11-14 | Kabushiki Kaisha Toshiba | Lead frame with leads projecting alternately from opposite sides of a lead frame block |
| US5986333A (en)* | 1997-02-27 | 1999-11-16 | Oki Electric Industry Co., Ltd. | Semiconductor apparatus and method for fabricating the same |
| US6201292B1 (en)* | 1997-04-02 | 2001-03-13 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member used therefor |
| US6281568B1 (en)* | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
| US6420779B1 (en)* | 1999-09-14 | 2002-07-16 | St Assembly Test Services Ltd. | Leadframe based chip scale package and method of producing the same |
| US6696747B1 (en)* | 1999-10-15 | 2004-02-24 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
Family Cites Families (301)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US588398A (en)* | 1897-08-17 | Knitting machine | ||
| US3020625A (en)* | 1955-07-05 | 1962-02-13 | United Carr Fastener Corp | Socket feeding method and apparatus |
| JPS55163868A (en) | 1979-06-08 | 1980-12-20 | Fujitsu Ltd | Lead frame and semiconductor device using the same |
| JPS6010756Y2 (en) | 1979-06-13 | 1985-04-11 | アイダエンジニアリング株式会社 | Roll feed device |
| JPS5745959A (en) | 1980-09-02 | 1982-03-16 | Nec Corp | Resin-sealed semiconductor device |
| JPS5817705A (en) | 1981-07-23 | 1983-02-02 | Mazda Motor Corp | Antenna in common use for conductor for heating window glass of car |
| JPS58101317A (en) | 1981-12-14 | 1983-06-16 | Koike Sanso Kogyo Co Ltd | Rotating positioning device of positioner |
| JPS58160095A (en) | 1982-03-12 | 1983-09-22 | 明産株式会社 | Slitter device automatically positioning slitter knife |
| JPS58160096U (en) | 1982-04-20 | 1983-10-25 | 牧ケ谷 廣幸 | Rails for miniature car racing circuits |
| JPS6024398Y2 (en) | 1982-04-21 | 1985-07-20 | アルプス商事株式会社 | car toy |
| AU560682B2 (en) | 1982-07-13 | 1987-04-16 | Allied Corporation | Two piece chilled casting wheel |
| JPS59208756A (en) | 1983-05-12 | 1984-11-27 | Sony Corp | Manufacture of semiconductor device package |
| JPS59227143A (en) | 1983-06-07 | 1984-12-20 | Dainippon Printing Co Ltd | Package of integrated circuit |
| JPS60116239U (en) | 1984-01-12 | 1985-08-06 | 日産自動車株式会社 | Power MOSFET mounting structure |
| JPS60231349A (en) | 1984-05-01 | 1985-11-16 | Toshiba Corp | lead frame |
| JPS60195957U (en) | 1984-06-06 | 1985-12-27 | スズキ株式会社 | Engine intake air temperature automatic adjustment device |
| JPS6139555A (en) | 1984-07-31 | 1986-02-25 | Toshiba Corp | Resin sealed type semiconductor device with heat sink |
| JPS61248541A (en) | 1985-04-26 | 1986-11-05 | Matsushita Electronics Corp | Semiconductor device |
| JPS629639A (en) | 1985-07-05 | 1987-01-17 | Nec Yamagata Ltd | Manufacture of semiconductor device |
| JPS63205935A (en) | 1987-02-23 | 1988-08-25 | Toshiba Corp | Resin-encapsulated semiconductor device with heat sink |
| JP2509607B2 (en) | 1987-03-23 | 1996-06-26 | 株式会社東芝 | Resin-sealed semiconductor device |
| JPS63249345A (en) | 1987-04-06 | 1988-10-17 | Olympus Optical Co Ltd | Flexible mounting substrate |
| JP2548939B2 (en) | 1987-05-22 | 1996-10-30 | 大日本印刷株式会社 | Lead frame for IC card |
| JPS63188964U (en) | 1987-05-28 | 1988-12-05 | ||
| JP2656495B2 (en) | 1987-06-19 | 1997-09-24 | 株式会社フロンテック | Method for manufacturing thin film transistor |
| JPS6454749A (en) | 1987-08-26 | 1989-03-02 | Matsushita Electric Industrial Co Ltd | Semiconductor device and manufacture thereof |
| JPS6454749U (en) | 1987-09-30 | 1989-04-04 | ||
| DE68922812T2 (en) | 1988-09-29 | 1995-12-07 | Tomoegawa Paper Mfg Co Ltd | Adhesive tapes. |
| US5277972B1 (en) | 1988-09-29 | 1996-11-05 | Tomoegawa Paper Co Ltd | Adhesive tapes |
| US5266834A (en) | 1989-03-13 | 1993-11-30 | Hitachi Ltd. | Semiconductor device and an electronic device with the semiconductor devices mounted thereon |
| US4999700A (en) | 1989-04-20 | 1991-03-12 | Honeywell Inc. | Package to board variable pitch tab |
| JPH02285666A (en)* | 1989-04-27 | 1990-11-22 | Mitsubishi Electric Corp | Manufacture of ic lead frame |
| US5417905A (en) | 1989-05-26 | 1995-05-23 | Esec (Far East) Limited | Method of making a card having decorations on both faces |
| JPH0671062B2 (en) | 1989-08-30 | 1994-09-07 | 株式会社東芝 | Resin-sealed semiconductor device |
| JP2540652B2 (en) | 1990-06-01 | 1996-10-09 | 株式会社東芝 | Semiconductor device |
| CA2047486C (en) | 1990-07-21 | 2002-03-05 | Shigeru Katayama | Semiconductor device and method for manufacturing the same |
| EP0509065A1 (en) | 1990-08-01 | 1992-10-21 | Staktek Corporation | Ultra high density integrated circuit packages, method and apparatus |
| US5335771A (en) | 1990-09-25 | 1994-08-09 | R. H. Murphy Company, Inc. | Spacer trays for stacking storage trays with integrated circuits |
| US5391439A (en) | 1990-09-27 | 1995-02-21 | Dai Nippon Printing Co., Ltd. | Leadframe adapted to support semiconductor elements |
| US5298685A (en) | 1990-10-30 | 1994-03-29 | International Business Machines Corporation | Interconnection method and structure for organic circuit boards |
| JPH04176156A (en)* | 1990-11-08 | 1992-06-23 | Nec Kyushu Ltd | Semiconductor device lead frame |
| US5174960A (en) | 1990-11-19 | 1992-12-29 | Eastman Kodak Company | Apparatus for shuttling a test element from a discharge path to a wash station |
| US5216278A (en) | 1990-12-04 | 1993-06-01 | Motorola, Inc. | Semiconductor device having a pad array carrier package |
| US5281849A (en) | 1991-05-07 | 1994-01-25 | Singh Deo Narendra N | Semiconductor package with segmented lead frame |
| JPH0521480A (en)* | 1991-07-12 | 1993-01-29 | Dainippon Printing Co Ltd | Lead frame |
| US5221642A (en) | 1991-08-15 | 1993-06-22 | Staktek Corporation | Lead-on-chip integrated circuit fabrication method |
| JP2658661B2 (en) | 1991-09-18 | 1997-09-30 | 日本電気株式会社 | Method for manufacturing multilayer printed wiring board |
| JP2518569B2 (en) | 1991-09-19 | 1996-07-24 | 三菱電機株式会社 | Semiconductor device |
| US5332864A (en) | 1991-12-27 | 1994-07-26 | Vlsi Technology, Inc. | Integrated circuit package having an interposer |
| JPH06120374A (en) | 1992-03-31 | 1994-04-28 | Amkor Electron Inc | Semiconductor package structure, semicon- ductor packaging method and heat sink for semiconductor package |
| US5250841A (en) | 1992-04-06 | 1993-10-05 | Motorola, Inc. | Semiconductor device with test-only leads |
| JP3177060B2 (en) | 1992-04-13 | 2001-06-18 | 株式会社リコー | Reversible thermosensitive recording label and card |
| US5539251A (en) | 1992-05-11 | 1996-07-23 | Micron Technology, Inc. | Tie bar over chip lead frame design |
| KR100260347B1 (en) | 1992-06-05 | 2000-07-01 | 나까니시 히로유끼 | 3D printed board, electronic circuit package and printed board manufacturing method using the same |
| US5278446A (en) | 1992-07-06 | 1994-01-11 | Motorola, Inc. | Reduced stress plastic package |
| JPH0637202A (en) | 1992-07-20 | 1994-02-10 | Mitsubishi Electric Corp | Microwave IC package |
| JPH0653394A (en) | 1992-07-28 | 1994-02-25 | Shinko Electric Ind Co Ltd | Plane support for multilayer lead frame |
| US5592025A (en) | 1992-08-06 | 1997-01-07 | Motorola, Inc. | Pad array semiconductor device |
| KR0128251Y1 (en) | 1992-08-21 | 1998-10-15 | 문정환 | Lead exposed type semiconductor device |
| US5608267A (en) | 1992-09-17 | 1997-03-04 | Olin Corporation | Molded plastic semiconductor package including heat spreader |
| JP2670408B2 (en) | 1992-10-27 | 1997-10-29 | 株式会社東芝 | Resin-sealed semiconductor device and method of manufacturing the same |
| US5859471A (en)* | 1992-11-17 | 1999-01-12 | Shinko Electric Industries Co., Ltd. | Semiconductor device having tab tape lead frame with reinforced outer leads |
| US5409362A (en) | 1992-11-24 | 1995-04-25 | Neu Dynamics Corp. | Encapsulation molding equipment |
| US5406124A (en) | 1992-12-04 | 1995-04-11 | Mitsui Toatsu Chemicals, Inc. | Insulating adhesive tape, and lead frame and semiconductor device employing the tape |
| US5457340A (en)* | 1992-12-07 | 1995-10-10 | Integrated Device Technology, Inc. | Leadframe with power and ground planes |
| JPH06196603A (en)* | 1992-12-23 | 1994-07-15 | Shinko Electric Ind Co Ltd | Manufacture of lead frame |
| KR960009089B1 (en) | 1993-03-04 | 1996-07-10 | 문정환 | Mold for package molding and plastic charge-coupled device and the manufacturing method using the mold |
| JPH06268101A (en) | 1993-03-17 | 1994-09-22 | Hitachi Ltd | Semiconductor device and manufacturing method thereof, electronic device, lead frame and mounting substrate |
| US5340771A (en) | 1993-03-18 | 1994-08-23 | Lsi Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
| US5327008A (en) | 1993-03-22 | 1994-07-05 | Motorola Inc. | Semiconductor device having universal low-stress die support and method for making the same |
| US5358905A (en) | 1993-04-02 | 1994-10-25 | Texas Instruments Incorporated | Semiconductor device having die pad locking to substantially reduce package cracking |
| US5291061A (en)* | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
| US5474958A (en) | 1993-05-04 | 1995-12-12 | Motorola, Inc. | Method for making semiconductor device having no die supporting surface |
| KR0152901B1 (en) | 1993-06-23 | 1998-10-01 | 문정환 | Plastic package and method for manufacture thereof |
| JP2526787B2 (en) | 1993-07-01 | 1996-08-21 | 日本電気株式会社 | Lead frame for semiconductor device |
| JPH0730051A (en) | 1993-07-09 | 1995-01-31 | Fujitsu Ltd | Semiconductor device |
| JP2875139B2 (en) | 1993-07-15 | 1999-03-24 | 株式会社東芝 | Method for manufacturing semiconductor device |
| US5336931A (en) | 1993-09-03 | 1994-08-09 | Motorola, Inc. | Anchoring method for flow formed integrated circuit covers |
| US6326678B1 (en) | 1993-09-03 | 2001-12-04 | Asat, Limited | Molded plastic package with heat sink and enhanced electrical performance |
| US5641997A (en) | 1993-09-14 | 1997-06-24 | Kabushiki Kaisha Toshiba | Plastic-encapsulated semiconductor device |
| US5414299A (en) | 1993-09-24 | 1995-05-09 | Vlsi Technology, Inc. | Semi-conductor device interconnect package assembly for improved package performance |
| US5517056A (en) | 1993-09-30 | 1996-05-14 | Motorola, Inc. | Molded carrier ring leadframe having a particular resin injecting area design for gate removal and semiconductor device employing the same |
| US5545923A (en) | 1993-10-22 | 1996-08-13 | Lsi Logic Corporation | Semiconductor device assembly with minimized bond finger connections |
| US5452511A (en) | 1993-11-04 | 1995-09-26 | Chang; Alexander H. C. | Composite lead frame manufacturing method |
| JPH07142627A (en) | 1993-11-18 | 1995-06-02 | Fujitsu Ltd | Semiconductor device and manufacturing method thereof |
| US5521429A (en) | 1993-11-25 | 1996-05-28 | Sanyo Electric Co., Ltd. | Surface-mount flat package semiconductor device |
| US5673479A (en) | 1993-12-20 | 1997-10-07 | Lsi Logic Corporation | Method for mounting a microelectronic circuit peripherally-leaded package including integral support member with spacer |
| JPH07211852A (en)* | 1994-01-21 | 1995-08-11 | Sony Corp | Lead frame, semiconductor device using lead frame and its manufacture |
| US5821457A (en) | 1994-03-11 | 1998-10-13 | The Panda Project | Semiconductor die carrier having a dielectric epoxy between adjacent leads |
| JP3247384B2 (en)* | 1994-03-18 | 2002-01-15 | 日立化成工業株式会社 | Semiconductor package manufacturing method and semiconductor package |
| KR970010676B1 (en) | 1994-03-29 | 1997-06-30 | 엘지반도체 주식회사 | Semiconductor package and lead frame used therein |
| JPH07288309A (en) | 1994-04-19 | 1995-10-31 | Mitsubishi Electric Corp | Semiconductor device, manufacturing method thereof, and semiconductor module |
| US5701034A (en) | 1994-05-03 | 1997-12-23 | Amkor Electronics, Inc. | Packaged semiconductor die including heat sink with locking feature |
| JP3243116B2 (en) | 1994-05-17 | 2002-01-07 | 株式会社日立製作所 | Semiconductor device |
| US5544412A (en) | 1994-05-24 | 1996-08-13 | Motorola, Inc. | Method for coupling a power lead to a bond pad in an electronic module |
| US5429992A (en) | 1994-05-25 | 1995-07-04 | Texas Instruments Incorporated | Lead frame structure for IC devices with strengthened encapsulation adhesion |
| US5766972A (en) | 1994-06-02 | 1998-06-16 | Mitsubishi Denki Kabushiki Kaisha | Method of making resin encapsulated semiconductor device with bump electrodes |
| JPH07335783A (en) | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | Semiconductor device and semiconductor device unit |
| US5604376A (en) | 1994-06-30 | 1997-02-18 | Digital Equipment Corporation | Paddleless molded plastic semiconductor chip package |
| JPH0837252A (en) | 1994-07-22 | 1996-02-06 | Nec Corp | Semiconductor device |
| KR960009774A (en) | 1994-08-06 | 1996-03-22 | 김광호 | Clock fault detection circuit of all electronic switch |
| US5454905A (en)* | 1994-08-09 | 1995-10-03 | National Semiconductor Corporation | Method for manufacturing fine pitch lead frame |
| KR0145768B1 (en) | 1994-08-16 | 1998-08-01 | 김광호 | Lead frame and manufacturing method of semiconductor package using same |
| JP2820645B2 (en) | 1994-08-30 | 1998-11-05 | アナム インダストリアル カンパニー インコーポレーティド | Semiconductor lead frame |
| US5508556A (en) | 1994-09-02 | 1996-04-16 | Motorola, Inc. | Leaded semiconductor device having accessible power supply pad terminals |
| US5543657A (en) | 1994-10-07 | 1996-08-06 | International Business Machines Corporation | Single layer leadframe design with groundplane capability |
| US5581122A (en) | 1994-10-25 | 1996-12-03 | Industrial Technology Research Institute | Packaging assembly with consolidated common voltage connections for integrated circuits |
| JP3475306B2 (en) | 1994-10-26 | 2003-12-08 | 大日本印刷株式会社 | Method for manufacturing resin-encapsulated semiconductor device |
| JP3400877B2 (en)* | 1994-12-14 | 2003-04-28 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
| US5767546A (en) | 1994-12-30 | 1998-06-16 | Siliconix Incorporated | Laternal power mosfet having metal strap layer to reduce distributed resistance |
| US5665996A (en) | 1994-12-30 | 1997-09-09 | Siliconix Incorporated | Vertical power mosfet having thick metal layer to reduce distributed resistance |
| US5528076A (en) | 1995-02-01 | 1996-06-18 | Motorola, Inc. | Leadframe having metal impregnated silicon carbide mounting area |
| JPH08222681A (en) | 1995-02-14 | 1996-08-30 | Toshiba Corp | Resin-sealed semiconductor device |
| JPH08306853A (en) | 1995-05-09 | 1996-11-22 | Fujitsu Ltd | Semiconductor device, method of manufacturing the same, and method of manufacturing lead frame |
| KR0163526B1 (en) | 1995-05-17 | 1999-02-01 | 김광호 | Method of manufacturing a semiconductor device comprising the step of forming a protective film on the connection pad by irradiating ultraviolet / ozone |
| US6323550B1 (en)* | 1995-06-06 | 2001-11-27 | Analog Devices, Inc. | Package for sealing an integrated circuit die |
| KR100214463B1 (en) | 1995-12-06 | 1999-08-02 | 구본준 | Lead frame of clip type and method manufacture of the package |
| JPH098205A (en) | 1995-06-14 | 1997-01-10 | Dainippon Printing Co Ltd | Resin-sealed semiconductor device |
| JPH098206A (en) | 1995-06-19 | 1997-01-10 | Dainippon Printing Co Ltd | Lead frame and bga resin sealed semiconductor device |
| JPH098207A (en) | 1995-06-21 | 1997-01-10 | Dainippon Printing Co Ltd | Resin-sealed semiconductor device |
| US5650663A (en) | 1995-07-03 | 1997-07-22 | Olin Corporation | Electronic package with improved thermal properties |
| US5745984A (en) | 1995-07-10 | 1998-05-05 | Martin Marietta Corporation | Method for making an electronic module |
| JP3170182B2 (en) | 1995-08-15 | 2001-05-28 | 株式会社東芝 | Resin-sealed semiconductor device and method of manufacturing the same |
| TW359880B (en) | 1995-08-30 | 1999-06-01 | Samsung Electronics Co Ltd | Method of manufacturing semiconductor chip package |
| US6239384B1 (en)* | 1995-09-18 | 2001-05-29 | Tessera, Inc. | Microelectric lead structures with plural conductors |
| JP3163961B2 (en) | 1995-09-22 | 2001-05-08 | 日立電線株式会社 | Semiconductor device |
| JP3123638B2 (en) | 1995-09-25 | 2001-01-15 | 株式会社三井ハイテック | Semiconductor device |
| JPH0992776A (en) | 1995-09-28 | 1997-04-04 | Mitsubishi Electric Corp | Lead frame and semiconductor device |
| JP3292798B2 (en) | 1995-10-04 | 2002-06-17 | 三菱電機株式会社 | Semiconductor device |
| US5801440A (en) | 1995-10-10 | 1998-09-01 | Acc Microelectronics Corporation | Chip package board having utility rings |
| US5696666A (en) | 1995-10-11 | 1997-12-09 | Motorola, Inc. | Low profile exposed die chip carrier package |
| JP3176542B2 (en) | 1995-10-25 | 2001-06-18 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
| KR0163871B1 (en)* | 1995-11-25 | 1998-12-01 | 김광호 | Solder Ball Array Package with Heat Sink Attached to Bottom |
| KR0167297B1 (en) | 1995-12-18 | 1998-12-15 | 문정환 | L.O.C package and its manufacturing method |
| US5689135A (en) | 1995-12-19 | 1997-11-18 | Micron Technology, Inc. | Multi-chip device and method of fabrication employing leads over and under processes |
| US5646831A (en) | 1995-12-28 | 1997-07-08 | Vlsi Technology, Inc. | Electrically enhanced power quad flat pack arrangement |
| KR0179803B1 (en) | 1995-12-29 | 1999-03-20 | 문정환 | Lead Exposure Semiconductor Package |
| KR0157929B1 (en) | 1995-12-30 | 1999-01-15 | 문정환 | Semiconductor package molding apparatus of multi-layer mold type |
| US5661088A (en) | 1996-01-11 | 1997-08-26 | Motorola, Inc. | Electronic component and method of packaging |
| US5866939A (en) | 1996-01-21 | 1999-02-02 | Anam Semiconductor Inc. | Lead end grid array semiconductor package |
| US5760465A (en) | 1996-02-01 | 1998-06-02 | International Business Machines Corporation | Electronic package with strain relief means |
| US5977613A (en) | 1996-03-07 | 1999-11-02 | Matsushita Electronics Corporation | Electronic component, method for making the same, and lead frame and mold assembly for use therein |
| JPH09260575A (en) | 1996-03-22 | 1997-10-03 | Mitsubishi Electric Corp | Semiconductor device and lead frame |
| JPH09260538A (en)* | 1996-03-27 | 1997-10-03 | Miyazaki Oki Electric Co Ltd | Resin sealed semiconductor device manufacturing method and its mounting structure |
| JPH09260568A (en) | 1996-03-27 | 1997-10-03 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method thereof |
| KR100220154B1 (en) | 1996-04-01 | 1999-09-01 | 김규현 | Method manufacture of semiconductor package |
| US6169329B1 (en)* | 1996-04-02 | 2001-01-02 | Micron Technology, Inc. | Semiconductor devices having interconnections using standardized bonding locations and methods of designing |
| US6001671A (en) | 1996-04-18 | 1999-12-14 | Tessera, Inc. | Methods for manufacturing a semiconductor package having a sacrificial layer |
| KR100186309B1 (en)* | 1996-05-17 | 1999-03-20 | 문정환 | Stacked bottom lead package |
| US5917242A (en)* | 1996-05-20 | 1999-06-29 | Micron Technology, Inc. | Combination of semiconductor interconnect |
| US5915998A (en)* | 1996-06-19 | 1999-06-29 | Erico International Corporation | Electrical connector and method of making |
| JP2811170B2 (en) | 1996-06-28 | 1998-10-15 | 株式会社後藤製作所 | Resin-sealed semiconductor device and method of manufacturing the same |
| DE69735361T2 (en)* | 1996-07-03 | 2006-10-19 | Seiko Epson Corp. | Resin-encapsulated semi-conductor arrangement and method of production therefor |
| KR0185512B1 (en)* | 1996-08-19 | 1999-03-20 | 김광호 | Column lead type package and method of making the same |
| KR19980016311A (en)* | 1996-08-27 | 1998-05-25 | 김광호 | Wire bonding method between semiconductor chip and lead |
| DE19635582C1 (en)* | 1996-09-02 | 1998-02-19 | Siemens Ag | Power semiconductor component for bridge circuits with high or low side switches |
| US5776798A (en) | 1996-09-04 | 1998-07-07 | Motorola, Inc. | Semiconductor package and method thereof |
| US5886397A (en)* | 1996-09-05 | 1999-03-23 | International Rectifier Corporation | Crushable bead on lead finger side surface to improve moldability |
| US5902959A (en)* | 1996-09-05 | 1999-05-11 | International Rectifier Corporation | Lead frame with waffled front and rear surfaces |
| KR100216991B1 (en)* | 1996-09-11 | 1999-09-01 | 윤종용 | Leadframe having adhesive layer |
| US5736432A (en) | 1996-09-20 | 1998-04-07 | National Semiconductor Corporation | Lead frame with lead finger locking feature and method for making same |
| US5817540A (en)* | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
| EP0833382B1 (en)* | 1996-09-30 | 2005-11-30 | STMicroelectronics S.r.l. | Plastic package for electronic devices |
| JP3012816B2 (en)* | 1996-10-22 | 2000-02-28 | 松下電子工業株式会社 | Resin-sealed semiconductor device and method of manufacturing the same |
| US5814884C1 (en) | 1996-10-24 | 2002-01-29 | Int Rectifier Corp | Commonly housed diverse semiconductor die |
| US6072228A (en)* | 1996-10-25 | 2000-06-06 | Micron Technology, Inc. | Multi-part lead frame with dissimilar materials and method of manufacturing |
| US5981314A (en)* | 1996-10-31 | 1999-11-09 | Amkor Technology, Inc. | Near chip size integrated circuit package |
| JP2936062B2 (en)* | 1996-11-11 | 1999-08-23 | 富士通株式会社 | Method for manufacturing semiconductor device |
| US5856911A (en) | 1996-11-12 | 1999-01-05 | National Semiconductor Corporation | Attachment assembly for integrated circuits |
| EP0844665A3 (en) | 1996-11-21 | 1999-10-27 | Texas Instruments Incorporated | Wafer level packaging |
| JPH10163401A (en) | 1996-12-04 | 1998-06-19 | Sony Corp | Lead frame, semiconductor package, and manufacture of semiconductor package |
| US5814881A (en) | 1996-12-20 | 1998-09-29 | Lsi Logic Corporation | Stacked integrated chip package and method of making same |
| TW351008B (en)* | 1996-12-24 | 1999-01-21 | Matsushita Electronics Corp | Lead holder, manufacturing method of lead holder, semiconductor and manufacturing method of semiconductor |
| KR20040045045A (en)* | 1996-12-26 | 2004-05-31 | 가부시키가이샤 히타치세이사쿠쇼 | Semiconductor device |
| KR100242994B1 (en)* | 1996-12-28 | 2000-02-01 | 김영환 | Bottom Lead Frame and Bottom Lead Semiconductor Package Using the Same |
| JP3538290B2 (en) | 1997-01-09 | 2004-06-14 | 株式会社ルネサステクノロジ | Wiring member and lead frame having the same |
| JPH10256240A (en) | 1997-01-10 | 1998-09-25 | Sony Corp | Manufacture of semiconductor device |
| JPH10199934A (en) | 1997-01-13 | 1998-07-31 | Hitachi Ltd | Semiconductor element mounting structure and semiconductor element mounting method |
| US5894108A (en) | 1997-02-11 | 1999-04-13 | National Semiconductor Corporation | Plastic package with exposed die |
| US5994166A (en) | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
| KR100214561B1 (en)* | 1997-03-14 | 1999-08-02 | 구본준 | Rip Lead Package |
| JP2953424B2 (en)* | 1997-03-31 | 1999-09-27 | 日本電気株式会社 | Lead frame for face down bonding |
| KR100230515B1 (en)* | 1997-04-04 | 1999-11-15 | 윤종용 | Method for producting lead frame with uneven surface |
| US5986885A (en)* | 1997-04-08 | 1999-11-16 | Integrated Device Technology, Inc. | Semiconductor package with internal heatsink and assembly method |
| JP3022393B2 (en) | 1997-04-21 | 2000-03-21 | 日本電気株式会社 | Semiconductor device, lead frame, and method of manufacturing semiconductor device |
| JPH10303352A (en)* | 1997-04-22 | 1998-11-13 | Toshiba Corp | Semiconductor device and method of manufacturing semiconductor device |
| US6113473A (en) | 1997-04-25 | 2000-09-05 | G.T. Equipment Technologies Inc. | Method and apparatus for improved wire saw slurry |
| KR19990004211A (en)* | 1997-06-27 | 1999-01-15 | 한효용 | Substrate with Gate Slot |
| KR100235308B1 (en)* | 1997-06-30 | 1999-12-15 | 윤종용 | A semiconductor chip package having twice bent tie bar and small die pad |
| US6025640A (en) | 1997-07-16 | 2000-02-15 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device |
| JP3359846B2 (en)* | 1997-07-18 | 2002-12-24 | シャープ株式会社 | Semiconductor device |
| EP0895287A3 (en)* | 1997-07-31 | 2006-04-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and lead frame for the same |
| US5889318A (en)* | 1997-08-12 | 1999-03-30 | Micron Technology, Inc. | Lead frame including angle iron tie bar and method of making the same |
| US5977630A (en) | 1997-08-15 | 1999-11-02 | International Rectifier Corp. | Plural semiconductor die housed in common package with split heat sink |
| US5886398A (en) | 1997-09-26 | 1999-03-23 | Lsi Logic Corporation | Molded laminate package with integral mold gate |
| US6113474A (en)* | 1997-10-01 | 2000-09-05 | Cummins Engine Company, Inc. | Constant force truing and dressing apparatus and method |
| JP3644662B2 (en)* | 1997-10-29 | 2005-05-11 | 株式会社ルネサステクノロジ | Semiconductor module |
| JP3481444B2 (en)* | 1998-01-14 | 2003-12-22 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
| MY118338A (en)* | 1998-01-26 | 2004-10-30 | Motorola Semiconductor Sdn Bhd | A leadframe, a method of manufacturing a leadframe and a method of packaging an electronic component utilising the leadframe. |
| JPH11233712A (en) | 1998-02-12 | 1999-08-27 | Hitachi Ltd | Semiconductor device, its manufacturing method and electric equipment using the same |
| JP3285815B2 (en)* | 1998-03-12 | 2002-05-27 | 松下電器産業株式会社 | Lead frame, resin-encapsulated semiconductor device and method of manufacturing the same |
| JP3892139B2 (en) | 1998-03-27 | 2007-03-14 | 株式会社ルネサステクノロジ | Semiconductor device |
| US6130473A (en)* | 1998-04-02 | 2000-10-10 | National Semiconductor Corporation | Lead frame chip scale package |
| US6034423A (en)* | 1998-04-02 | 2000-03-07 | National Semiconductor Corporation | Lead frame design for increased chip pinout |
| KR100260997B1 (en)* | 1998-04-08 | 2000-07-01 | 마이클 디. 오브라이언 | Semiconductor package |
| JPH11307719A (en) | 1998-04-20 | 1999-11-05 | Mitsubishi Electric Corp | Semiconductor device |
| JP3461720B2 (en) | 1998-04-20 | 2003-10-27 | 松下電器産業株式会社 | Resin-sealed semiconductor device |
| JP3420057B2 (en)* | 1998-04-28 | 2003-06-23 | 株式会社東芝 | Resin-sealed semiconductor device |
| US6329224B1 (en) | 1998-04-28 | 2001-12-11 | Tessera, Inc. | Encapsulation of microelectronic assemblies |
| US5903050A (en)* | 1998-04-30 | 1999-05-11 | Lsi Logic Corporation | Semiconductor package having capacitive extension spokes and method for making the same |
| US6335564B1 (en)* | 1998-05-06 | 2002-01-01 | Conexant Systems, Inc. | Single Paddle having a semiconductor device and a passive electronic component |
| JP2000049184A (en)* | 1998-05-27 | 2000-02-18 | Hitachi Ltd | Semiconductor device and method of manufacturing the same |
| KR100277438B1 (en)* | 1998-05-28 | 2001-02-01 | 윤종용 | Multi Chip Package |
| US6933594B2 (en) | 1998-06-10 | 2005-08-23 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation |
| US6498099B1 (en) | 1998-06-10 | 2002-12-24 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation |
| US6635957B2 (en) | 1998-06-10 | 2003-10-21 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation and die attach pad array |
| US6294100B1 (en) | 1998-06-10 | 2001-09-25 | Asat Ltd | Exposed die leadless plastic chip carrier |
| US6229200B1 (en) | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
| US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
| US6194777B1 (en)* | 1998-06-27 | 2001-02-27 | Texas Instruments Incorporated | Leadframes with selective palladium plating |
| US6201186B1 (en)* | 1998-06-29 | 2001-03-13 | Motorola, Inc. | Electronic component assembly and method of making the same |
| US6297548B1 (en)* | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
| KR100293815B1 (en)* | 1998-06-30 | 2001-07-12 | 박종섭 | Stacked Package |
| JP2000022044A (en)* | 1998-07-02 | 2000-01-21 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method thereof |
| US5951305A (en)* | 1998-07-09 | 1999-09-14 | Tessera, Inc. | Lidless socket and method of making same |
| US6084297A (en) | 1998-09-03 | 2000-07-04 | Micron Technology, Inc. | Cavity ball grid array apparatus |
| KR100290784B1 (en)* | 1998-09-15 | 2001-07-12 | 박종섭 | Stack Package and Manufacturing Method |
| SG88741A1 (en)* | 1998-09-16 | 2002-05-21 | Texas Instr Singapore Pte Ltd | Multichip assembly semiconductor |
| US6040626A (en)* | 1998-09-25 | 2000-03-21 | International Rectifier Corp. | Semiconductor package |
| US6373127B1 (en) | 1998-09-29 | 2002-04-16 | Texas Instruments Incorporated | Integrated capacitor on the back of a chip |
| KR100302593B1 (en)* | 1998-10-24 | 2001-09-22 | 김영환 | Semiconductor package and fabricating method thereof |
| US6285075B1 (en)* | 1998-11-02 | 2001-09-04 | Asat, Limited | Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly |
| US6211462B1 (en)* | 1998-11-05 | 2001-04-03 | Texas Instruments Incorporated | Low inductance power package for integrated circuits |
| DE19851070A1 (en)* | 1998-11-05 | 2000-05-18 | Wacker Siltronic Halbleitermat | Method for simultaneous separation of several discs of brittle, hard workpiece; involves rotating workpiece and using wire saw |
| TW393744B (en)* | 1998-11-10 | 2000-06-11 | Siliconware Precision Industries Co Ltd | A semicondutor packaging |
| US6184465B1 (en)* | 1998-11-12 | 2001-02-06 | Micron Technology, Inc. | Semiconductor package |
| US6448633B1 (en) | 1998-11-20 | 2002-09-10 | Amkor Technology, Inc. | Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant |
| JP3169919B2 (en) | 1998-12-21 | 2001-05-28 | 九州日本電気株式会社 | Ball grid array type semiconductor device and method of manufacturing the same |
| JP3512657B2 (en)* | 1998-12-22 | 2004-03-31 | シャープ株式会社 | Semiconductor device |
| KR100379835B1 (en) | 1998-12-31 | 2003-06-19 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor Package and Manufacturing Method |
| US6084810A (en)* | 1999-01-19 | 2000-07-04 | International Business Machines Corporation | Dynamic logic circuit with bitline repeater circuit |
| JP3560488B2 (en)* | 1999-01-29 | 2004-09-02 | ユナイテッド マイクロエレクトロニクス コープ | Chip scale package for multichip |
| US6075700A (en)* | 1999-02-02 | 2000-06-13 | Compaq Computer Corporation | Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures |
| US6208020B1 (en) | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
| US6184573B1 (en)* | 1999-05-13 | 2001-02-06 | Siliconware Precision Industries Co., Ltd. | Chip packaging |
| US6225640B1 (en)* | 1999-05-19 | 2001-05-01 | Hughes Electronics Corporation | Method for electrical shunt detection and removal on semiconductors |
| JP3398721B2 (en) | 1999-05-20 | 2003-04-21 | アムコー テクノロジー コリア インコーポレーティド | Semiconductor package and manufacturing method thereof |
| TW409377B (en)* | 1999-05-21 | 2000-10-21 | Siliconware Precision Industries Co Ltd | Small scale ball grid array package |
| US6256200B1 (en)* | 1999-05-27 | 2001-07-03 | Allen K. Lam | Symmetrical package for semiconductor die |
| US6258629B1 (en)* | 1999-08-09 | 2001-07-10 | Amkor Technology, Inc. | Electronic device package and leadframe and method for making the package |
| JP4400802B2 (en) | 1999-08-23 | 2010-01-20 | 大日本印刷株式会社 | Lead frame, manufacturing method thereof, and semiconductor device |
| TW423133B (en)* | 1999-09-14 | 2001-02-21 | Advanced Semiconductor Eng | Manufacturing method of semiconductor chip package |
| US6388336B1 (en) | 1999-09-15 | 2002-05-14 | Texas Instruments Incorporated | Multichip semiconductor assembly |
| KR100355795B1 (en) | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | manufacturing method of semiconductor package |
| JP2001127246A (en)* | 1999-10-29 | 2001-05-11 | Fujitsu Ltd | Semiconductor device |
| TW429494B (en) | 1999-11-08 | 2001-04-11 | Siliconware Precision Industries Co Ltd | Quad flat non-leaded package |
| KR100426494B1 (en)* | 1999-12-20 | 2004-04-13 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package and its manufacturing method |
| US6198171B1 (en)* | 1999-12-30 | 2001-03-06 | Siliconware Precision Industries Co., Ltd. | Thermally enhanced quad flat non-lead package of semiconductor |
| US6559525B2 (en) | 2000-01-13 | 2003-05-06 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having heat sink at the outer surface |
| JP3420153B2 (en) | 2000-01-24 | 2003-06-23 | Ｎｅｃエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
| US6452255B1 (en)* | 2000-03-20 | 2002-09-17 | National Semiconductor, Corp. | Low inductance leadless package |
| US6384472B1 (en) | 2000-03-24 | 2002-05-07 | Siliconware Precision Industries Co., Ltd | Leadless image sensor package structure and method for making the same |
| US6444499B1 (en) | 2000-03-30 | 2002-09-03 | Amkor Technology, Inc. | Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components |
| US6355502B1 (en) | 2000-04-25 | 2002-03-12 | National Science Council | Semiconductor package and method for making the same |
| JP2002004397A (en) | 2000-06-23 | 2002-01-09 | Kubota Corp | Pipeline construction method |
| JP2002033441A (en) | 2000-07-14 | 2002-01-31 | Mitsubishi Electric Corp | Semiconductor device |
| JP2002043503A (en) | 2000-07-25 | 2002-02-08 | Nec Kyushu Ltd | Semiconductor device |
| KR100347706B1 (en) | 2000-08-09 | 2002-08-09 | 주식회사 코스타트반도체 | New molded package having a implantable circuits and manufacturing method thereof |
| KR100414479B1 (en) | 2000-08-09 | 2004-01-07 | 주식회사 코스타트반도체 | Implantable circuit tapes for implanted semiconductor package and method for manufacturing thereof |
| US6400004B1 (en) | 2000-08-17 | 2002-06-04 | Advanced Semiconductor Engineering, Inc. | Leadless semiconductor package |
| KR100359304B1 (en) | 2000-08-25 | 2002-10-31 | 삼성전자 주식회사 | Lead frame having a side ring pad and semiconductor chip package including the same |
| JP2002076228A (en) | 2000-09-04 | 2002-03-15 | Dainippon Printing Co Ltd | Resin-sealed semiconductor device |
| US6624005B1 (en) | 2000-09-06 | 2003-09-23 | Amkor Technology, Inc. | Semiconductor memory cards and method of making same |
| SG102638A1 (en) | 2000-09-15 | 2004-03-26 | Samsung Techwin Co Ltd | Lead frame, semiconductor package having the same, and semiconductor package manufacturing method |
| KR100402822B1 (en) | 2000-09-21 | 2003-10-22 | 이희영 | Mandibular angle retractor |
| US6476474B1 (en) | 2000-10-10 | 2002-11-05 | Siliconware Precision Industries Co., Ltd. | Dual-die package structure and method for fabricating the same |
| US6459148B1 (en) | 2000-11-13 | 2002-10-01 | Walsin Advanced Electronics Ltd | QFN semiconductor package |
| US6337510B1 (en)* | 2000-11-17 | 2002-01-08 | Walsin Advanced Electronics Ltd | Stackable QFN semiconductor package |
| TW458377U (en) | 2000-11-23 | 2001-10-01 | Siliconware Precision Industries Co Ltd | Sensor structure of quad flat package without external leads |
| US6464121B2 (en) | 2000-12-21 | 2002-10-15 | Xerox Corporation | Specialized tool adapted for a process for manufacture and interconnection between adjoining printed wiring boards |
| US6507120B2 (en) | 2000-12-22 | 2003-01-14 | Siliconware Precision Industries Co., Ltd. | Flip chip type quad flat non-leaded package |
| TW473951B (en) | 2001-01-17 | 2002-01-21 | Siliconware Precision Industries Co Ltd | Non-leaded quad flat image sensor package |
| US6348726B1 (en) | 2001-01-18 | 2002-02-19 | National Semiconductor Corporation | Multi row leadless leadframe package |
| US6661083B2 (en) | 2001-02-27 | 2003-12-09 | Chippac, Inc | Plastic semiconductor package |
| US6545345B1 (en) | 2001-03-20 | 2003-04-08 | Amkor Technology, Inc. | Mounting for a package containing a chip |
| KR100369393B1 (en) | 2001-03-27 | 2003-02-05 | 앰코 테크놀로지 코리아 주식회사 | Lead frame and semiconductor package using it and its manufacturing method |
| US6603196B2 (en) | 2001-03-28 | 2003-08-05 | Siliconware Precision Industries Co., Ltd. | Leadframe-based semiconductor package for multi-media card |
| US6437429B1 (en) | 2001-05-11 | 2002-08-20 | Walsin Advanced Electronics Ltd | Semiconductor package with metal pads |
| US6482680B1 (en) | 2001-07-20 | 2002-11-19 | Carsem Semiconductor Sdn, Bhd. | Flip-chip on lead frame |
| US6380048B1 (en) | 2001-08-02 | 2002-04-30 | St Assembly Test Services Pte Ltd | Die paddle enhancement for exposed pad in semiconductor packaging |
| US6611047B2 (en) | 2001-10-12 | 2003-08-26 | Amkor Technology, Inc. | Semiconductor package with singulation crease |
| TW510034B (en) | 2001-11-15 | 2002-11-11 | Siliconware Precision Industries Co Ltd | Ball grid array semiconductor package |
| TW563233B (en) | 2002-09-11 | 2003-11-21 | Advanced Semiconductor Eng | Process and structure for semiconductor package |
| US20040061213A1 (en) | 2002-09-17 | 2004-04-01 | Chippac, Inc. | Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages |
| US6838761B2 (en) | 2002-09-17 | 2005-01-04 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
| US7064426B2 (en) | 2002-09-17 | 2006-06-20 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages |
| US6972481B2 (en) | 2002-09-17 | 2005-12-06 | Chippac, Inc. | Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages |
| US7053476B2 (en) | 2002-09-17 | 2006-05-30 | Chippac, Inc. | Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages |
| US7205647B2 (en) | 2002-09-17 | 2007-04-17 | Chippac, Inc. | Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages |
| JP4245370B2 (en) | 2003-02-21 | 2009-03-25 | 大日本印刷株式会社 | Manufacturing method of semiconductor device |
| TW200425427A (en)* | 2003-05-02 | 2004-11-16 | Siliconware Precision Industries Co Ltd | Leadframe-based non-leaded semiconductor package and method of fabricating the same |
- 1999
- 1999-10-15KRKR1019990044651Apatent/KR20010037247A/ennot_activeCeased
- 2000
- 2000-10-13USUS09/687,585patent/US6696747B1/ennot_activeExpired - Lifetime
- 2004
- 2004-01-23USUS10/763,859patent/US7115445B2/ennot_activeExpired - Lifetime
- 2006
- 2006-07-25USUS11/492,481patent/US7321162B1/ennot_activeExpired - Lifetime
- 2007
- 2007-11-29USUS11/947,505patent/US20080283979A1/ennot_activeAbandoned
Patent Citations (57)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2596993A (en)* | 1949-01-13 | 1952-05-20 | United Shoe Machinery Corp | Method and mold for covering of eyelets by plastic injection |
| US3435815A (en)* | 1966-07-15 | 1969-04-01 | Micro Tech Mfg Inc | Wafer dicer |
| US3734660A (en)* | 1970-01-09 | 1973-05-22 | Tuthill Pump Co | Apparatus for fabricating a bearing device |
| US4189342A (en)* | 1971-10-07 | 1980-02-19 | U.S. Philips Corporation | Semiconductor device comprising projecting contact layers |
| US3838984A (en)* | 1973-04-16 | 1974-10-01 | Sperry Rand Corp | Flexible carrier and interconnect for uncased ic chips |
| US4054238A (en)* | 1976-03-23 | 1977-10-18 | Western Electric Company, Inc. | Method, apparatus and lead frame for assembling leads with terminals on a substrate |
| US4258381A (en)* | 1977-12-07 | 1981-03-24 | Steag, Kernergie Gmbh | Lead frame for a semiconductor device suitable for mass production |
| US4332537A (en)* | 1978-07-17 | 1982-06-01 | Dusan Slepcevic | Encapsulation mold with removable cavity plates |
| US4301464A (en)* | 1978-08-02 | 1981-11-17 | Hitachi, Ltd. | Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the semiconductor supporting member |
| US4541003A (en)* | 1978-12-27 | 1985-09-10 | Hitachi, Ltd. | Semiconductor device including an alpha-particle shield |
| US4289922A (en)* | 1979-09-04 | 1981-09-15 | Plessey Incorporated | Integrated circuit package and lead frame |
| US4417266A (en)* | 1981-08-14 | 1983-11-22 | Amp Incorporated | Power and ground plane structure for chip carrier |
| US4451224A (en)* | 1982-03-25 | 1984-05-29 | General Electric Company | Mold device for making plastic articles from resin |
| US4530152A (en)* | 1982-04-01 | 1985-07-23 | Compagnie Industrielle Des Telecommunications Cit-Alcatel | Method for encapsulating semiconductor components using temporary substrates |
| US4646710A (en)* | 1982-09-22 | 1987-03-03 | Crystal Systems, Inc. | Multi-wafer slicing with a fixed abrasive |
| US4737839A (en)* | 1984-03-19 | 1988-04-12 | Trilogy Computer Development Partners, Ltd. | Semiconductor chip mounting system |
| US4707724A (en)* | 1984-06-04 | 1987-11-17 | Hitachi, Ltd. | Semiconductor device and method of manufacturing thereof |
| US4862246A (en)* | 1984-09-26 | 1989-08-29 | Hitachi, Ltd. | Semiconductor device lead frame with etched through holes |
| US4862245A (en)* | 1985-04-18 | 1989-08-29 | International Business Machines Corporation | Package semiconductor chip |
| US4727633A (en)* | 1985-08-08 | 1988-03-01 | Tektronix, Inc. | Method of securing metallic members together |
| US4756080A (en)* | 1986-01-27 | 1988-07-12 | American Microsystems, Inc. | Metal foil semiconductor interconnection method |
| US4812896A (en)* | 1986-11-13 | 1989-03-14 | Olin Corporation | Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant |
| US5087961A (en)* | 1987-01-28 | 1992-02-11 | Lsi Logic Corporation | Semiconductor device package |
| US4920074A (en)* | 1987-02-25 | 1990-04-24 | Hitachi, Ltd. | Surface mount plastic package semiconductor integrated circuit, manufacturing method thereof, as well as mounting method and mounted structure thereof |
| US5059379A (en)* | 1987-07-20 | 1991-10-22 | Mitsubishi Denki Kabushiki Kaisha | Method of resin sealing semiconductor devices |
| US4942454A (en)* | 1987-08-05 | 1990-07-17 | Mitsubishi Denki Kabushiki Kaisha | Resin sealed semiconductor device |
| US5122860A (en)* | 1987-08-26 | 1992-06-16 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit device and manufacturing method thereof |
| US4987475A (en)* | 1988-02-29 | 1991-01-22 | Digital Equipment Corporation | Alignment of leads for ceramic integrated circuit packages |
| US4907067A (en)* | 1988-05-11 | 1990-03-06 | Texas Instruments Incorporated | Thermally efficient power device package |
| US5096852A (en)* | 1988-06-02 | 1992-03-17 | Burr-Brown Corporation | Method of making plastic encapsulated multichip hybrid integrated circuits |
| US5157475A (en)* | 1988-07-08 | 1992-10-20 | Oki Electric Industry Co., Ltd. | Semiconductor device having a particular conductive lead structure |
| US4935803A (en)* | 1988-09-09 | 1990-06-19 | Motorola, Inc. | Self-centering electrode for power devices |
| US5057900A (en)* | 1988-10-17 | 1991-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device and a manufacturing method for the same |
| US5018003A (en)* | 1988-10-20 | 1991-05-21 | Mitsubishi Denki Kabushiki Kaisha | Lead frame and semiconductor device |
| US5070039A (en)* | 1989-04-13 | 1991-12-03 | Texas Instruments Incorporated | Method of making an integrated circuit using a pre-served dam bar to reduce mold flash and to facilitate flash removal |
| US5091341A (en)* | 1989-05-22 | 1992-02-25 | Kabushiki Kaisha Toshiba | Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member |
| US5134773A (en)* | 1989-05-26 | 1992-08-04 | Gerard Lemaire | Method for making a credit card containing a microprocessor chip |
| US5065223A (en)* | 1989-05-31 | 1991-11-12 | Fujitsu Vlsi Limited | Packaged semiconductor device |
| US5175060A (en)* | 1989-07-01 | 1992-12-29 | Ibiden Co., Ltd. | Leadframe semiconductor-mounting substrate having a roughened adhesive conductor circuit substrate and method of producing the same |
| US5200362A (en)* | 1989-09-06 | 1993-04-06 | Motorola, Inc. | Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film |
| US5041902A (en)* | 1989-12-14 | 1991-08-20 | Motorola, Inc. | Molded electronic package with compression structures |
| US5151039A (en)* | 1990-04-06 | 1992-09-29 | Advanced Interconnections Corporation | Integrated circuit adapter having gullwing-shaped leads |
| US5029386A (en)* | 1990-09-17 | 1991-07-09 | Hewlett-Packard Company | Hierarchical tape automated bonding method |
| US5157480A (en)* | 1991-02-06 | 1992-10-20 | Motorola, Inc. | Semiconductor device having dual electrical contact sites |
| US5172214A (en)* | 1991-02-06 | 1992-12-15 | Motorola, Inc. | Leadless semiconductor device and method for making the same |
| US5118298A (en)* | 1991-04-04 | 1992-06-02 | Advanced Interconnections Corporation | Through hole mounting of integrated circuit adapter leads |
| US5168368A (en)* | 1991-05-09 | 1992-12-01 | International Business Machines Corporation | Lead frame-chip package with improved configuration |
| US5172213A (en)* | 1991-05-23 | 1992-12-15 | At&T Bell Laboratories | Molded circuit package having heat dissipating post |
| US5200809A (en)* | 1991-09-27 | 1993-04-06 | Vlsi Technology, Inc. | Exposed die-attach heatsink package |
| US5214845A (en)* | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
| US5466966A (en)* | 1993-02-05 | 1995-11-14 | Kabushiki Kaisha Toshiba | Lead frame with leads projecting alternately from opposite sides of a lead frame block |
| US5986333A (en)* | 1997-02-27 | 1999-11-16 | Oki Electric Industry Co., Ltd. | Semiconductor apparatus and method for fabricating the same |
| US6201292B1 (en)* | 1997-04-02 | 2001-03-13 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member used therefor |
| US6281568B1 (en)* | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
| US6420779B1 (en)* | 1999-09-14 | 2002-07-16 | St Assembly Test Services Ltd. | Leadframe based chip scale package and method of producing the same |
| US6696747B1 (en)* | 1999-10-15 | 2004-02-24 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
| US7321162B1 (en)* | 1999-10-15 | 2008-01-22 | Amkor Technology, Inc. | Semiconductor package having reduced thickness |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104051373A (en)* | 2013-03-14 | 2014-09-17 | 矽品精密工业股份有限公司 | Heat dissipation structure, semiconductor package and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US7321162B1 (en) | 2008-01-22 |
| KR20010037247A (en) | 2001-05-07 |
| US6696747B1 (en) | 2004-02-24 |
| US20040150086A1 (en) | 2004-08-05 |
| US7115445B2 (en) | 2006-10-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7321162B1 (en) | Semiconductor package having reduced thickness | |
| US6646339B1 (en) | Thin and heat radiant semiconductor package and method for manufacturing | |
| US7535085B2 (en) | Semiconductor package having improved adhesiveness and ground bonding | |
| US6677663B1 (en) | End grid array semiconductor package | |
| US7045396B2 (en) | Stackable semiconductor package and method for manufacturing same | |
| US6627976B1 (en) | Leadframe for semiconductor package and mold for molding the same | |
| US6730544B1 (en) | Stackable semiconductor package and method for manufacturing same | |
| US7446397B2 (en) | Leadless semiconductor package | |
| US7008824B2 (en) | Method of fabricating mounted multiple semiconductor dies in a package | |
| US6555899B1 (en) | Semiconductor package leadframe assembly and method of manufacture | |
| US6627977B1 (en) | Semiconductor package including isolated ring structure | |
| US5444301A (en) | Semiconductor package and method for manufacturing the same | |
| US7439099B1 (en) | Thin ball grid array package | |
| US6864566B2 (en) | Duel die package | |
| US6157074A (en) | Lead frame adapted for variable sized devices, semiconductor package with such lead frame and method for using same | |
| KR100192028B1 (en) | Plastic package type semiconductor device | |
| US20080036056A1 (en) | Flip chip in leaded molded package and method of manufacture thereof | |
| US7514771B2 (en) | Leadless lead-frame | |
| US6501161B1 (en) | Semiconductor package having increased solder joint strength | |
| US6639308B1 (en) | Near chip size semiconductor package | |
| US6475827B1 (en) | Method for making a semiconductor package having improved defect testing and increased production yield | |
| US6753597B1 (en) | Encapsulated semiconductor package including chip paddle and leads | |
| US6677662B1 (en) | Clamp and heat block assembly for wire bonding a semiconductor package assembly | |
| US7102208B1 (en) | Leadframe and semiconductor package with improved solder joint strength | |
| US6867071B1 (en) | Leadframe including corner leads and semiconductor package using same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment | Owner name:AMKOR TECHNOLOGY, INC., ARIZONA Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, TAE HEON;REEL/FRAME:021252/0140 Effective date:20010115 | |
| AS | Assignment | Owner name:BANK OF AMERICA, N.A., TEXAS Free format text:PATENT SECURITY AGREEMENT;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:022764/0864 Effective date:20090416 Owner name:BANK OF AMERICA, N.A.,TEXAS Free format text:PATENT SECURITY AGREEMENT;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:022764/0864 Effective date:20090416 | |
| STCB | Information on status: application discontinuation | Free format text:ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |