Movatterモバイル変換


[0]ホーム

URL:


US20070020939A1 - Controlled geometry hardmask including subresolution elements - Google Patents

Controlled geometry hardmask including subresolution elements
Download PDF

Info

Publication number
US20070020939A1
US20070020939A1US11/523,331US52333106AUS2007020939A1US 20070020939 A1US20070020939 A1US 20070020939A1US 52333106 AUS52333106 AUS 52333106AUS 2007020939 A1US2007020939 A1US 2007020939A1
Authority
US
United States
Prior art keywords
layer
hardmask
substrate
subresolution
spacers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/523,331
Inventor
Richard Lane
Fred Fishburn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IndividualfiledCriticalIndividual
Priority to US11/523,331priorityCriticalpatent/US20070020939A1/en
Publication of US20070020939A1publicationCriticalpatent/US20070020939A1/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

Methods for forming accurate, symmetric cross-section spacers of hardmask material on a substrate such as a silicon wafer or quartz substrate, for formation of precise subresolution features useful for forming integrated circuits. The resulting symmetrical hardmask spacers with their symmetric upper portions may be used to accurately etch well-defined, high aspect ratio features in the underlying substrate. Some disclosed methods also enable simultaneous formation of hardmask structures of various dimensions, of both conventional and subresolution size, to enable etching structural features of different sizes in the underlying substrate.

Description

Claims (8)

US11/523,3312004-07-012006-09-19Controlled geometry hardmask including subresolution elementsAbandonedUS20070020939A1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US11/523,331US20070020939A1 (en)2004-07-012006-09-19Controlled geometry hardmask including subresolution elements

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US10/883,215US7473644B2 (en)2004-07-012004-07-01Method for forming controlled geometry hardmasks including subresolution elements
US11/523,331US20070020939A1 (en)2004-07-012006-09-19Controlled geometry hardmask including subresolution elements

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US10/883,215DivisionUS7473644B2 (en)2004-07-012004-07-01Method for forming controlled geometry hardmasks including subresolution elements

Publications (1)

Publication NumberPublication Date
US20070020939A1true US20070020939A1 (en)2007-01-25

Family

ID=35514312

Family Applications (2)

Application NumberTitlePriority DateFiling Date
US10/883,215Active2025-10-23US7473644B2 (en)2004-07-012004-07-01Method for forming controlled geometry hardmasks including subresolution elements
US11/523,331AbandonedUS20070020939A1 (en)2004-07-012006-09-19Controlled geometry hardmask including subresolution elements

Family Applications Before (1)

Application NumberTitlePriority DateFiling Date
US10/883,215Active2025-10-23US7473644B2 (en)2004-07-012004-07-01Method for forming controlled geometry hardmasks including subresolution elements

Country Status (1)

CountryLink
US (2)US7473644B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20180081265A1 (en)*2016-09-212018-03-22Molecular Imprints, Inc.Microlithographic fabrication of structures

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US7151040B2 (en)*2004-08-312006-12-19Micron Technology, Inc.Methods for increasing photo alignment margins
US7910288B2 (en)2004-09-012011-03-22Micron Technology, Inc.Mask material conversion
US7655387B2 (en)2004-09-022010-02-02Micron Technology, Inc.Method to align mask patterns
US7115525B2 (en)2004-09-022006-10-03Micron Technology, Inc.Method for integrated circuit fabrication using pitch multiplication
US7253118B2 (en)*2005-03-152007-08-07Micron Technology, Inc.Pitch reduced patterns relative to photolithography features
US7390746B2 (en)2005-03-152008-06-24Micron Technology, Inc.Multiple deposition for integration of spacers in pitch multiplication process
US7611944B2 (en)2005-03-282009-11-03Micron Technology, Inc.Integrated circuit fabrication
US7429536B2 (en)2005-05-232008-09-30Micron Technology, Inc.Methods for forming arrays of small, closely spaced features
US7560390B2 (en)*2005-06-022009-07-14Micron Technology, Inc.Multiple spacer steps for pitch multiplication
US7396781B2 (en)*2005-06-092008-07-08Micron Technology, Inc.Method and apparatus for adjusting feature size and position
US7413981B2 (en)*2005-07-292008-08-19Micron Technology, Inc.Pitch doubled circuit layout
US8123968B2 (en)*2005-08-252012-02-28Round Rock Research, LlcMultiple deposition for integration of spacers in pitch multiplication process
US7816262B2 (en)2005-08-302010-10-19Micron Technology, Inc.Method and algorithm for random half pitched interconnect layout with constant spacing
US7829262B2 (en)*2005-08-312010-11-09Micron Technology, Inc.Method of forming pitch multipled contacts
US7393789B2 (en)*2005-09-012008-07-01Micron Technology, Inc.Protective coating for planarization
US7687342B2 (en)*2005-09-012010-03-30Micron Technology, Inc.Method of manufacturing a memory device
US7776744B2 (en)*2005-09-012010-08-17Micron Technology, Inc.Pitch multiplication spacers and methods of forming the same
US7557032B2 (en)*2005-09-012009-07-07Micron Technology, Inc.Silicided recessed silicon
US7572572B2 (en)2005-09-012009-08-11Micron Technology, Inc.Methods for forming arrays of small, closely spaced features
US7759197B2 (en)2005-09-012010-07-20Micron Technology, Inc.Method of forming isolated features using pitch multiplication
US7416943B2 (en)*2005-09-012008-08-26Micron Technology, Inc.Peripheral gate stacks and recessed array gates
US7842558B2 (en)*2006-03-022010-11-30Micron Technology, Inc.Masking process for simultaneously patterning separate regions
US7476933B2 (en)2006-03-022009-01-13Micron Technology, Inc.Vertical gated access transistor
US7902074B2 (en)2006-04-072011-03-08Micron Technology, Inc.Simplified pitch doubling process flow
US8003310B2 (en)2006-04-242011-08-23Micron Technology, Inc.Masking techniques and templates for dense semiconductor fabrication
US7488685B2 (en)2006-04-252009-02-10Micron Technology, Inc.Process for improving critical dimension uniformity of integrated circuit arrays
US7795149B2 (en)2006-06-012010-09-14Micron Technology, Inc.Masking techniques and contact imprint reticles for dense semiconductor fabrication
US7723009B2 (en)2006-06-022010-05-25Micron Technology, Inc.Topography based patterning
US7611980B2 (en)2006-08-302009-11-03Micron Technology, Inc.Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
US8764783B2 (en)2006-09-012014-07-01II Glenn M. IhdeFluid absorbent surgical device for cannulas
US8480699B2 (en)*2006-09-012013-07-09II Glenn M. IhdeFluid absorbent surgical device for trocars
US7666578B2 (en)*2006-09-142010-02-23Micron Technology, Inc.Efficient pitch multiplication process
US7923373B2 (en)*2007-06-042011-04-12Micron Technology, Inc.Pitch multiplication using self-assembling materials
KR100927398B1 (en)2007-06-262009-11-19주식회사 하이닉스반도체 Method for forming fine pattern of semiconductor device
US8980756B2 (en)*2007-07-302015-03-17Micron Technology, Inc.Methods for device fabrication using pitch reduction
US8563229B2 (en)2007-07-312013-10-22Micron Technology, Inc.Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures
US7737039B2 (en)2007-11-012010-06-15Micron Technology, Inc.Spacer process for on pitch contacts and related structures
US7659208B2 (en)2007-12-062010-02-09Micron Technology, IncMethod for forming high density patterns
US7790531B2 (en)2007-12-182010-09-07Micron Technology, Inc.Methods for isolating portions of a loop of pitch-multiplied material and related structures
US8030218B2 (en)2008-03-212011-10-04Micron Technology, Inc.Method for selectively modifying spacing between pitch multiplied structures
US8076208B2 (en)2008-07-032011-12-13Micron Technology, Inc.Method for forming transistor with high breakdown voltage using pitch multiplication technique
US8101497B2 (en)*2008-09-112012-01-24Micron Technology, Inc.Self-aligned trench formation
US8492282B2 (en)*2008-11-242013-07-23Micron Technology, Inc.Methods of forming a masking pattern for integrated circuits
US9177826B2 (en)*2012-02-022015-11-03Globalfoundries Inc.Methods of forming metal nitride materials
US8969213B2 (en)2012-07-302015-03-03International Business Machines CorporationNon-lithographic line pattern formation
US9698015B2 (en)*2013-10-212017-07-04Applied Materials, Inc.Method for patterning a semiconductor substrate
US9117754B2 (en)*2014-01-302015-08-25Freescale Semiconductor, Inc.Methods for extending floating gates for NVM cells to form sub-lithographic features and related NVM cells
US9603753B2 (en)2014-07-162017-03-28II Glenn M. IhdeFluid absorbent surgical device for cannulas

Citations (16)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3736534A (en)*1971-10-131973-05-29Litton Systems IncPlanar-shielded meander slow-wave structure
US4791046A (en)*1984-04-261988-12-13Oki Electric Industry Co., Ltd.Process for forming mask patterns of positive type resist material with trimethylsilynitrile
US5296410A (en)*1992-12-161994-03-22Samsung Electronics Co., Ltd.Method for separating fine patterns of a semiconductor device
US5618383A (en)*1994-03-301997-04-08Texas Instruments IncorporatedNarrow lateral dimensioned microelectronic structures and method of forming the same
US5776836A (en)*1996-02-291998-07-07Micron Technology, Inc.Self aligned method to define features smaller than the resolution limit of a photolithography system
US5916821A (en)*1995-07-171999-06-29Siemens AktiengesellschaftMethod for producing sublithographic etching masks
US6110837A (en)*1999-04-282000-08-29Worldwide Semiconductor Manufacturing Corp.Method for forming a hard mask of half critical dimension
US20020074309A1 (en)*1998-02-112002-06-20Applied Materials, Inc.Integrated low k dielectrics and etch stops
US6455433B1 (en)*2001-03-302002-09-24Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming square-shouldered sidewall spacers and devices fabricated
US6492212B1 (en)*2001-10-052002-12-10International Business Machines CorporationVariable threshold voltage double gated transistors and method of fabrication
US6514849B1 (en)*2001-04-022003-02-04Advanced Micro Devices, Inc.Method of forming smaller contact size using a spacer hard mask
US6537866B1 (en)*2000-10-182003-03-25Advanced Micro Devices, Inc.Method of forming narrow insulating spacers for use in reducing minimum component size
US20030224559A1 (en)*2002-05-282003-12-04Applied Materials, Inc.Micromachined structures including glass vias with internal conductive layers anodically bonded to silicon-containing substrates
US20050127432A1 (en)*2003-12-032005-06-16Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device having substantially planar contacts and body
US20050136663A1 (en)*2003-12-192005-06-23Agency For Science, Technology And ResearchSingle-crystal-silicon 3D micromirror
US20070037395A1 (en)*2005-08-102007-02-15Milton BeachyStringer elimination in a BiCMOS process

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
TW417165B (en)*1999-06-232001-01-01Taiwan Semiconductor MfgManufacturing method for reducing the critical dimension of the wire and gap
US6617098B1 (en)*1999-07-132003-09-09Input/Output, Inc.Merged-mask micro-machining process
US6610607B1 (en)*2000-05-252003-08-26International Business Machines CorporationMethod to define and tailor process limited lithographic features using a modified hard mask process
US6417109B1 (en)*2000-07-262002-07-09Aiwa Co., Ltd.Chemical-mechanical etch (CME) method for patterned etching of a substrate surface
US6649426B2 (en)2001-06-282003-11-18Advanced Micro Devices, Inc.System and method for active control of spacer deposition
US6664173B2 (en)*2002-01-092003-12-16Intel CorporationHardmask gate patterning technique for all transistors using spacer gate approach for critical dimension control
US6924191B2 (en)*2002-06-202005-08-02Applied Materials, Inc.Method for fabricating a gate structure of a field effect transistor
US6858542B2 (en)*2003-01-172005-02-22Freescale Semiconductor, Inc.Semiconductor fabrication method for making small features
US7078160B2 (en)*2003-06-262006-07-18Intel CorporationSelective surface exposure, cleans, and conditioning of the germanium film in a Ge photodetector
US7026247B2 (en)*2003-10-282006-04-11International Business Machines CorporationNanocircuit and self-correcting etching method for fabricating same
US6867116B1 (en)*2003-11-102005-03-15Macronix International Co., Ltd.Fabrication method of sub-resolution pitch for integrated circuits

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3736534A (en)*1971-10-131973-05-29Litton Systems IncPlanar-shielded meander slow-wave structure
US4791046A (en)*1984-04-261988-12-13Oki Electric Industry Co., Ltd.Process for forming mask patterns of positive type resist material with trimethylsilynitrile
US5296410A (en)*1992-12-161994-03-22Samsung Electronics Co., Ltd.Method for separating fine patterns of a semiconductor device
US5618383A (en)*1994-03-301997-04-08Texas Instruments IncorporatedNarrow lateral dimensioned microelectronic structures and method of forming the same
US5916821A (en)*1995-07-171999-06-29Siemens AktiengesellschaftMethod for producing sublithographic etching masks
US5776836A (en)*1996-02-291998-07-07Micron Technology, Inc.Self aligned method to define features smaller than the resolution limit of a photolithography system
US20020074309A1 (en)*1998-02-112002-06-20Applied Materials, Inc.Integrated low k dielectrics and etch stops
US6110837A (en)*1999-04-282000-08-29Worldwide Semiconductor Manufacturing Corp.Method for forming a hard mask of half critical dimension
US6537866B1 (en)*2000-10-182003-03-25Advanced Micro Devices, Inc.Method of forming narrow insulating spacers for use in reducing minimum component size
US6455433B1 (en)*2001-03-302002-09-24Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming square-shouldered sidewall spacers and devices fabricated
US6514849B1 (en)*2001-04-022003-02-04Advanced Micro Devices, Inc.Method of forming smaller contact size using a spacer hard mask
US6492212B1 (en)*2001-10-052002-12-10International Business Machines CorporationVariable threshold voltage double gated transistors and method of fabrication
US20030224559A1 (en)*2002-05-282003-12-04Applied Materials, Inc.Micromachined structures including glass vias with internal conductive layers anodically bonded to silicon-containing substrates
US20050127432A1 (en)*2003-12-032005-06-16Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device having substantially planar contacts and body
US20050136663A1 (en)*2003-12-192005-06-23Agency For Science, Technology And ResearchSingle-crystal-silicon 3D micromirror
US20070037395A1 (en)*2005-08-102007-02-15Milton BeachyStringer elimination in a BiCMOS process

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20180081265A1 (en)*2016-09-212018-03-22Molecular Imprints, Inc.Microlithographic fabrication of structures
WO2018057345A1 (en)*2016-09-212018-03-29Molecular Imprints, Inc.Microlithographic fabrication of structures
US10838298B2 (en)*2016-09-212020-11-17Molecular Imprints, Inc.Microlithographic fabrication of structures
US11415883B2 (en)2016-09-212022-08-16Molecular Imprints, Inc.Microlithographic fabrication of structures
US11960204B2 (en)2016-09-212024-04-16Molecular Imprints, Inc.Microlithographic fabrication of structures

Also Published As

Publication numberPublication date
US20060003182A1 (en)2006-01-05
US7473644B2 (en)2009-01-06

Similar Documents

PublicationPublication DateTitle
US7473644B2 (en)Method for forming controlled geometry hardmasks including subresolution elements
US7855148B2 (en)Methods of isolating array features during pitch doubling processes and semiconductor device structures having isolated array features
US7842601B2 (en)Method of forming small pitch pattern using double spacers
CN112750760B (en) Self-Aligned Double Patterning
US8685859B2 (en)Self-aligned semiconductor trench structures
US7312158B2 (en)Method of forming pattern
EP2095402B1 (en)Methods to reduce the critical dimension of semiconductor devices and partially fabricated semiconductor devices having reduced critical dimensions
US6429123B1 (en)Method of manufacturing buried metal lines having ultra fine features
US6110837A (en)Method for forming a hard mask of half critical dimension
US20090035584A1 (en)Methods for device fabrication using pitch reduction and associated structures
KR20170042056A (en)Method of forming patterns for semiconductor device
US20120175745A1 (en)Methods for fabricating semiconductor devices and semiconductor devices using the same
KR20100052462A (en)Method for selectively forming symmetrical or asymmetrical features using a symmetrical photomask during fabrication of a semiconductor device and electronic systems including the semiconductor device
KR100629604B1 (en) Gate line formation method of semiconductor device
US20090305497A1 (en)Method for fabricating semiconductor device
US20040266155A1 (en)Formation of small gates beyond lithographic limits
US12322597B2 (en)Pitch scaling in microfabrication
TW202025232A (en)Semiconductor structure and method of processing the same
KR100338937B1 (en)Manufacturing method for isolation in semiconductor device
KR100561513B1 (en) Shallow trench isolation method for semiconductor devices
KR20030049845A (en)Method for Forming Mask having SiN
KR100417574B1 (en)Method for fabricating semiconductor device

Legal Events

DateCodeTitleDescription
STCBInformation on status: application discontinuation

Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION


[8]ページ先頭

©2009-2025 Movatter.jp