CLAIM FOR PRIORITY This application claims the benefit of the Korean Application No. P2003-70131, filed on Oct. 9, 2003, which is hereby incorporated by reference.
BACKGROUND 1. Technical Field
The present invention relates to a liquid crystal display device (LCD), and more particularly, to an In-Plane Switching (IPS) mode LCD in which a color filter layer and a thin film transistor are formed on the same substrate to drive the liquid crystal using a fringe field.
2. Description of the Related Art
In general, a cathode ray tube (CRT) has been most widely used among display devices for displaying image information on a screen. However, CRTs are large and heavy compared with the display area. With the development of the electronic industry, the use of display devices has expanded to personal computers, notebook computers, wireless terminals, vehicle instrument panels, electronic display boards and the like. Also, due to the development of information communication technology, since it is possible to transmit a large amount of image information, increasing importance has been placed on a next generation display device capable of processing and displaying the large amount of image information.
Such next generation display devices are required to realize lighter, thinner, shorter and smaller characteristics, a high luminance, a large-sized screen, low power consumption and a low price. Among such next generation display devices, liquid crystal display devices (LCD) are used as they have excellent resolution compared with other flat displays and a fast response time considerable to that of the CRT in implementing a moving picture.
More specifically, twisted nematic (TN) mode LCDs have been generally used. In the TN mode type LCD, after electrodes are formed on two substrates and liquid crystal directors are aligned twisted by 90°, a driving voltage is applied to the electrodes to drive the liquid crystal directors. However, the TN mode LCD has a narrow viewing angle.
Recently, LCDs employing a new mode are being actively researched to increase the viewing angle. In-plane switching (IPS) mode LCDs, optically compensated birefringence mode LCDs, etc. are examples of such LCDs.
The IPS mode LCD generates a horizontal electric field to drive the liquid crystal molecules in a horizontal state with respect to the substrates by forming two electrodes on an identical substrate and applying a voltage between the two electrodes. In other words, the longer axis of the liquid crystal molecule does not stand up with respect to the substrates. To this end, the IPS mode LCD has a small variation in the birefringence of liquid crystal according to a visual direction and thus has an excellent viewing angle characteristic compared with the TN mode LCD.
FIG. 1 is a sectional view of a related art IPS mode LCD. Referring toFIG. 1, a related art IPS mode LCD is formed by attaching afirst substrate118 and asecond substrate119 facing thefirst substrate118, and interposing aliquid crystal layer130 therebetween. A metal film is first deposited on thefirst substrate118 and is patterned to form a plurality of gate lines and a plurality ofgate electrode109 branched from the respective gate lines and formed at a thin film transistor region.
Next, agate insulating layer120 is formed on an entire surface of the first substrate including thegate electrode109, and then asemiconductor layer115 forming an ohmic contact layer with anactive layer115ais formed on a predetermined region of thegate insulating layer120. On thegate insulating layer120, adata line110 forming a matrix configuration together with the gate line is formed.
In the course of forming thedata line110,source electrode116 anddrain electrode117 of a thin film transistor are formed along with thedata line110. Also, a common line and acommon electrode113 are formed to be parallel with thegate line110. Alternatively, the common line and thecommon electrode113 may be formed on the same layer as thegate electrode109.
On the entire surface of thefirst substrate118 constructed as above, apassivation film128 is formed. After that, apixel electrode114 is formed to be electrically connected with thedrain electrode117 and be parallel to thedata line110. On the entire surface of thefirst substrate118 constructed as above, afirst orientation film129 is formed.
On the other hand, on thesecond substrate119, ablack matrix121 for preventing light from being leaked is formed. Acolor filter layer122 consisting of color patterns of red (R), green (G), and blue (B) is formed between theblack matrixes121. On thecolor filter layer122, anovercoat layer123 for planarizing an upper surface thereof and protecting the underlyingcolor filter layer122 is formed. Next, asecond orientation film126 is formed on theovercoat layer123.
Edges between the first andsecond substrates118 and119 are sealed by a seal pattern (not shown) to prevent theliquid crystal layer130 interposed between the first andsecond substrates118 and119 from being leaked. Attaching of the first andsecond substrates118 and119 is determined by a margin on design of each substrate. Generally, preciseness of a few micrometers is required. If the attaching margin deviates from an allowed margin, light is leaked and accordingly a desired characteristic is not obtained.
To realize high definition, integration of the LCD has increased and an interval between devices has narrowed. Accordingly, if even a minor error in attachment exists, corresponding devices are formed at misaligned sites, so that color reproducibility and production yield are lowered.
However, in the related art IPS mode LCD where the color filter layer and the thin film transistor are formed on different substrates, the attachment preciseness is lowered due to alignment margin between the color filter substrate and the array substrate. Also, since the color filter substrate and the array substrate are separately formed, process time is increased, so that production yield is lowered.
SUMMARY By way of introduction only, as embodied and broadly described herein, an IPS mode LCD of one aspect includes: a first substrate and a second substrate; a thin film transistor and a color filter layer on the first substrate; a common electrode and a pixel electrode arranged in a zigzag configuration on the first substrate; and a liquid crystal layer between the first and second substrates.
According to another aspect of the present invention, a method of fabricating an IPS mode LCD is provided that includes: forming a color filter layer and a thin film transistor on a first substrate; forming a common electrode and a pixel electrode in a zigzag configuration on the thin film transistor; and forming a liquid crystal layer between the first substrate and a second substrate facing the first substrate. It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:
FIG. 1 is a sectional view of a related art IPS mode LCD according to the related art;
FIG. 2 is a plane view illustrating a schematic configuration of an IPS mode LCD having a COT structure according to an embodiment of the present invention;
FIG. 3 is a sectional view taken along the line I-I′ ofFIG. 2;
FIGS. 4A through 4C illustrate a method of fabricating an IPS mode LCD according to an embodiment of the present invention;
FIGS. 5A and 5B are sectional views illustrating a schematic configuration of an IPS mode LCD having a TOC structure according to another embodiment of the present invention; and
FIGS. 6A through 6C illustrate a method of fabricating an IPS mode LCD having a TOC structure according to another embodiment of the present invention.
DETAILED DESCRIPTION The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown.
FIG. 2 is a plane view illustrating a schematic configuration of an IPS mode LCD having a COT structure according to an embodiment of the present invention, andFIG. 3 is a sectional view taken along the line I-I′ ofFIG. 2.
The IPS mode LCD has a color filter on TFT (COT) structure that a color filter layer is formed on an array substrate including a thin film transistor and prevents light passing through the common electrode and the pixel electrode from being absorbed into the color filter layer, thereby enhancing brightness. Alternatively, the IPS mode LCD can be equivalently applied to IPS mode LCDs having a TFT on color filter (TOC) structure.
As shown inFIG. 2, an array substrate of the IPS mode LCD is configured to include a plurality ofgate lines208 arranged spaced apart by a predetermined distance in parallel with each other in a first direction, acommon line231 arranged adjacent to and in parallel with thegate lines208, and a plurality ofdata lines210 perpendicularly crossing thegate lines208 and thecommon line231, and defining a pixel region together with the gate lines208. The gate lines208 and thedata lines210 are formed by depositing a metal film such as Al, Cu, Ta, Ti, Mo, a Mo alloy, an Al alloy and the like and patterning the deposited metal film.
A thin film transistor (TFT) including agate electrode209, asemiconductor layer215, asource electrode216, and adrain electrode217 is formed at a crossing point of thegate line208 and thedata line210. Thesource electrode216 is connected with thedata line210 and the gate electrode is connected with thegate line208. On the pixel region, apixel electrode214 connected with thedrain electrode217, and acommon electrode213 arranged in parallel with thepixel electrode214 and connected with thecommon line231 are formed. Thecommon line231 may be formed extending on thegate line208 to form a storage capacitor.
Thepixel electrode214 includes a plurality ofvertical parts214band a singlehorizontal part214a. The plurality ofvertical parts214bare electrically connected with thedrain electrode217 through adrain contact hole233 and are spaced apart by a predetermined interval from one another. Also, the singlehorizontal part214aconnects the plurality ofvertical parts214bas one body.
Thecommon electrode213 includes a plurality ofvertical parts213band a singlehorizontal part213a. The plurality ofvertical parts213bextend downward from thecommon line231, and are interdigitally arranged with thevertical parts214bof thepixel electrode214, and thehorizontal part213aconnects the plurality ofvertical parts213bas one body.
In particular, thevertical parts213bof thecommon electrode213 are interdigitally arranged with and thevertical parts214bof thepixel electrode214 in a zigzag configuration. As shown inFIG. 2, by forming thecommon electrode213 and thepixel electrode214 in a bent structure of a zigzag configuration and performing an alignment process in one direction, it is possible to change the direction of an electric field applied to the injected liquid crystal.
The bend angle may be set to be less than 300 or in a range of 60-120° except for 90° with respect to the alignment direction of the liquid crystal layer by the alignment process (i.e., rubbing process). Specifically, the bend angle is set to be less than 30° when the dielectric anisotropy is positive, or to be in a range of 60-120° except for 90° when the dielectric anisotropy is negative. Chiral dopants may be added to the liquid crystal layer.
Thus, thecommon electrode213 and thepixel electrode214 are arranged such that alignment characteristic of the liquid crystal are symmetric to each other. Accordingly, liquid crystal molecules on a unit pixel region are aligned only in one direction but in multiple directions, thereby inducing multiple domains permitting a variety of alignment directions in one pixel region.
The data lines210, thepixel electrode214 and/or thecommon electrode213 has a bent structure. To prevent light leakage, ablack matrix layer240 is formed on thegate lines208, thedata lines210 and the TFT region. Acolor filter layer241 is also formed to display a desired color on the pixel region defined by thegate lines208 and thedata lines210 crossing the gate lines208. If thedata lines210 are formed in a zigzag configuration, the black matrix layer and thecolor filter layer241 are formed in a zigzag pattern.
The order of processes of forming thecolor filter layer241 and theblack matrix layer240 may be exchanged. Also, thecolor filter layer241 and theblack matrix layer240 may be formed on different layers. Alternatively, theblack matrix layer240 may be formed on the other substrate.
Referring toFIG. 3, the IPS mode LCD is formed by attaching afirst substrate218 and asecond substrate219 facing thefirst substrate218, and forming aliquid crystal layer230 between thefirst substrate218 and thesecond substrate219. In more detail, a metal film is deposited on thefirst substrate218 and is then patterned to form the plurality of gate lines (see208 ofFIG. 2), and thegate electrode209 branched from thegate line208 and extending to the TFT site.
Next, agate insulating layer220 is formed on the entire surface of thefirst substrate218 including thegate electrode209, and then asemiconductor layer215 including anactive layer215aand anohmic contact layer215bis formed on thegate insulating layer220. Also, thedata line210 is formed on thegate insulating layer220 so as to form a matrix configuration together with thegate line208. Thesource electrode216 anddrain electrode217 of a thin film transistor are formed concurrently with thedate line210 while thedata line210 is formed.
Apassivation layer228 is formed on the thin film transistor. Thepassivation layer228 may be formed from an organic material such as a photo-acryl and BCB (benzo cyclobutene) or inorganic materials such as silicon oxide (SiOx) and silicon nitride (SiNx).
Thecolor filter layer241 including adrain contact hole233 is formed on the source/drain electrode216/217 and thegate insulating layer220 of the pixel region. Anovercoat layer245 may be formed on an entire surface of a resultant structure of thefirst substrate218 including thecolor filter layer241 so as to planarize the resultant structure of thefirst substrate218. Theovercoat layer245 also may be omitted. Theovercoat layer245 is formed of a film of organic or inorganic material. On theovercoat layer245, thecommon electrode213 and thepixel electrode214 are formed.
Thecommon electrode213 and thepixel electrode214 are formed of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO) through which light passes well. Thecommon electrode213 and thepixel electrode214 are formed in a zigzag configuration. In addition to thecommon electrode213 and thepixel electrode214, thedata lines210 may be also formed in a zigzag configuration. Further, theblack matrix layer240 and thecolor filter layer241 may be formed in a zigzag configuration.
Theblack matrix layer240 is formed on the TFT region, thegate lines208 and thedata lines210 to prevent light from being leaked. First and second alignment layers229 and226 are coated on facing surfaces of thefirst substrate218 and thesecond substrate219.
In the IPS mode LCD having a color filter on transistor (COT) structure, to prevent thecolor filter layer241 from absorbing light at regions where thecommon electrode213 and thepixel electrode214 are positioned, thecolor filter layer241 on the regions where thecommon electrode213 and thepixel electrode214 are positioned is removed and a hole may be formed instead of thecolor filter layer241.
Hereinafter, a method of fabricating the IPS mode LCD having the COT will be described.FIGS. 4A through 4C illustrate a method of fabricating an IPS mode LCD according to an embodiment of the present invention.
First, referring toFIG. 4A, a metal film is deposited on asubstrate218 and is then patterned to form a plurality ofgate lines208, and agate electrode209 branched from each of thegate lines208 at a TFT site. Next, agate insulating layer220 is formed on an entire surface of thesubstrate218 including thegate electrode209, and then asemiconductor layer215 including anactive layer215aand anohmic contact layer215bis formed on thegate insulating layer220. Next, a plurality ofdata lines210 are formed on thegate insulating layer220 so as to form a matrix configuration together with the gate lines208. Source anddrain electrodes216 and217 of a TFT are formed concurrently with thedata lines210 while thedata lines210 are formed. The gate lines208 and thedata lines210 are formed by depositing a metal film such as Al, Cu, Ta, Ti, Mo, a Mo ally, an Al alloy and the like and patterning the deposited metal film.
Referring toFIG. 4B, a black resin is coated on an entire surface of a resultant structure of thesubstrate218 and is then patterned to form ablack matrix layer240 on the TFT, thedata line210 and thegate line208. Next, acolor filter layer241 is formed on thesubstrate218 including theblack matrix layer240, and adrain contact hole233 exposing thedrain electrode217 is formed in thecolor filter layer241. At this time, the order of processes of forming theblack matrix layer240 and thecolor filter layer241 may be exchanged. Thecolor filter layer241 may be formed by printing, dyeing, polymer electrodeposition, ink jet deposition, pigment dispersion or the like.
After theblack matrix layer240 and thecolor filter layer241 are formed as above, anovercoat layer245 is formed on an entire surface of thesubstrate218 including thecolor filter layer241 so as to planarize thesubstrate218 as shown inFIG. 4C. Theovercoat layer245 may be an organic material such as photo-acryl and BCB (benzo cyclobutene) or an inorganic material such as silicon oxide (SiOx) or silicon nitride (SiNx). Alternatively, theovercoat layer245 may be omitted.
Acommon electrode213 and apixel electrode214 are formed on theovercoat layer245. At this time, thedrain electrode217 is electrically connected with thepixel electrode214 through thedrain contact hole233. Thecommon electrode213 and thepixel electrode214 are formed of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO) through which light passes.
As shown in the plane view ofFIG. 4C, thecommon electrode213 and thepixel electrode214 are formed in a zigzag configuration. In addition to thecommon electrode213 and thepixel electrode214, thedata lines210 may be also formed in a zigzag configuration. Further, theblack matrix layer240 and thecolor filter layer241 may be formed in a zigzag configuration.
Thus, by arranging electrodes formed on a unit pixel in a zigzag configuration, aligned liquid crystal molecules have a symmetric alignment characteristic. As a result, liquid crystal molecules on one pixel may be aligned into multi-domains having at least two domains, birefringence depending on the alignment direction of liquid crystal molecules is offset, thereby minimizing color shift phenomenon. Also, it becomes possible to widen a region where gray scale inversion does not exist, thereby enhancing viewing angle characteristic.
Next, an alignment material is formed on an entire surface of a resultant structure of thesubstrate218 to form analignment layer229. The alignment material may be polyimide, polyamide or the like.
Although the present embodiment shows and describes the IPS mode LCD having the COT structure, the effects of the first embodiment can be applied to an IPS mode LCD having a TOC structure.FIGS. 5A and 5B are sectional views illustrating a schematic configuration of an IPS mode LCD having a TFT on color filter (TOC) structure according to another embodiment of the present invention, and taken along the line I-I′ like inFIG. 2.
Referring toFIG. 5A, the IPS mode LCD having the TOC structure includes a firsttransparent substrate318, acolor filter layer341 formed on the firsttransparent substrate318, and anovercoat layer328 formed on thecolor filter layer341, for protecting thecolor filter layer341. Alternatively, theovercoat layer328 may be omitted.
A thin film transistor (TFT) is formed on theovercoat layer328. In detail, agate electrode309 is first formed on theovercoat layer328, agate insulating layer320 is formed on an entire surface of the firsttransparent substrate318 including thegate electrode309, a semiconductor layer including anactive layer315aand anohmic contact layer315bis formed on thegate insulating layer320, and a source/drain electrode316/317 is formed on thesemiconductor layer315.
To prevent light leakage, ablack matrix layer340 is formed on the TFT and thegate line310. Apassivation layer345 is formed on an entire surface of the firsttransparent substrate318 including theblack matrix layer340 and the TFT. Adrain contact hole333 is formed in thepassivation layer345 so as to electrically connect thedrain electrode317 with apixel electrode314.
Acommon electrode313 is formed interdigitally with thepixel electrode314 in a zigzag configuration. Thepixel electrode314 is electrically connected with thedrain electrode317 through thedrain contact hole333. In addition to thecommon electrode313 and thepixel electrode314, thedata line310 may be also formed in a zigzag configuration.
Thecommon electrode313 and thepixel electrode314 are formed of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO) through which light passes. First and second alignment layers329 and326 are coated on facing surfaces of thefirst substrate318 and asecond substrate319. Alternatively, theblack matrix layer340 may be formed below the TFT.
Hereinafter, a method of fabricating the IPS mode LCD having the TOC structure shown inFIG. 5A will be described in detail.FIGS. 6A through 6C illustrate a method of fabricating an IPS mode LCD having a TOC structure according to another embodiment of the present invention.
First, referring toFIG. 6A, red (R), green (G) and blue (B) color filters is selected and coated on thesubstrate318 to form acolor filter layer341. Thecolor filter layer341 is formed by printing, dyeing, polymer electrodeposition, pigment dispersion, ink jet deposition or the like. In pigment dispersion, a photosensitive resist film colored by a prepared pigment is coated on the substrate, patterned by an exposure, and developed to form thecolor filter layer341. Thecolor filter layer341 is, for example, formed from acryl resin or the like. In other words, the acryl resin is patterned by a pre-bake, an exposure, a development, and a post-bake.
After thecolor filter layer341 is formed as above, a thin film transistor (TFT) is formed on the resultant substrate including thecolor filter layer341 as shown inFIG. 6B. Prior to forming the TFT, an overcoat layer is first formed of a BCB or a photo acryl material on thecolor filter layer341. Thereafter, a metal film is deposited on theovercoat layer328 and is then patterned, thereby forming a plurality of gate lines308 and agate electrode309 branched from each of the gate lines308 at a TFT site. Next, agate insulating layer320 is formed on an entire surface of thesubstrate318 including thegate electrode309, and then asemiconductor layer315 including anactive layer315aand anohmic contact layer315bis formed on thegate insulating layer320.
Next, a plurality ofdata lines310 are formed on thegate insulating layer320 so as to form a matrix configuration together with the gate lines308. Source anddrain electrodes316 and317 of the TFT are formed concurrently with thedata lines310 while thedata lines310 are formed. The gate lines308 and thedata lines310 are formed by depositing a metal film such as Al, Cu, Ta, Ti, Mo, a Mo ally, an Al alloy and the like and patterning the deposited metal film.
Referring toFIG. 6C, a black resin is coated on an entire surface of a resultant structure of thesubstrate318 including the TFT and is then patterned to form ablack matrix layer340 on the TFT, thedata line310 and the gate line308. Next, apassivation layer345 is formed on theresultant substrate318 including theblack matrix layer340. Thepassivation layer345 may be formed of organic materials such as a photo-acryl or BCB (benzo cyclobutene) or inorganic materials such as silicon oxide (SiOx) and a silicon nitride (SiNx).
After thepassivation layer345 is formed, adrain contact hole333 exposing thedrain electrode317 is formed in thepassivation layer345. Acommon electrode313 and apixel electrode314 are formed on thepassivation layer345 including thedrain contact hole333. At this time, thedrain electrode317 is electrically connected with thepixel electrode314 through thedrain contact hole333.
Thecommon electrode313 and thepixel electrode314 are formed of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO) through which light passes. Thecommon electrode313 and thepixel electrode314 are formed in a zigzag configuration. In addition to thecommon electrode313 and thepixel electrode314, thedata lines310 may be also formed in a zigzag configuration. Further, theblack matrix layer340 and thecolor filter layer341 may be formed in a zigzag configuration.
Thus, by arranging electrodes formed on a unit pixel in a zigzag configuration, aligned liquid crystal molecules have a symmetric alignment characteristic. As a result, liquid crystal molecules on one pixel may be aligned into multiple domains having at least two domains, birefringence depending on the alignment direction of liquid crystal molecules is offset, thereby minimizing color shift phenomenon. Also, it becomes possible to widen a region where gray scale inversion does not exist, thereby enhancing viewing angle characteristic.
Next, an alignment material is formed on an entire surface of a resultant structure of thesubstrate318 to form analignment layer329. The alignment material may be polyimide, polyamide or the like.
As described above, in the IPS mode LCD of the present invention, the color filter layer is formed on the same substrate as the TFT and electrode patterns are arranged in a zigzag configuration, thereby inducing multiple domains to offset birefringence depending on the alignment direction of liquid crystal molecules and to minimize color shift phenomenon. Also, it becomes possible to widen a region where gray scale inversion does not exist, thereby enhancing viewing angle characteristic. Also, in the present invention, the color filter layer is formed on the same substrate as the TFT, thereby enhancing color reproducibility and reducing process time to enhance the production yield.
It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.