Movatterモバイル変換


[0]ホーム

URL:


US20040242008A1 - Method of forming contact holes and electronic device formed thereby - Google Patents

Method of forming contact holes and electronic device formed thereby
Download PDF

Info

Publication number
US20040242008A1
US20040242008A1US10/795,366US79536604AUS2004242008A1US 20040242008 A1US20040242008 A1US 20040242008A1US 79536604 AUS79536604 AUS 79536604AUS 2004242008 A1US2004242008 A1US 2004242008A1
Authority
US
United States
Prior art keywords
forming
mask material
insulating film
mask
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/795,366
Other versions
US7179733B2 (en
Inventor
Mitsuru Sato
Ichio Yudasaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson CorpfiledCriticalSeiko Epson Corp
Assigned to SEIKO EPSON CORPORATIONreassignmentSEIKO EPSON CORPORATIONASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).Assignors: YUDASAKA, ICHIO, SATO, MITSURU
Publication of US20040242008A1publicationCriticalpatent/US20040242008A1/en
Application grantedgrantedCritical
Publication of US7179733B2publicationCriticalpatent/US7179733B2/en
Adjusted expirationlegal-statusCritical
Expired - Fee Relatedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

In a method of forming contact holes without using a vacuum device, a resist film at positions corresponding to contact hole forming regions above a source region16, a drain region18and a gate electrode34of a polysilicon film14, is exposed and developed to form mask pillars40. Then a liquid insulating material is applied onto the whole surface of a glass substrate10except for the mask pillars40, to form an insulating layer42. Next the mask pillars40are removed by ashing, and an insulating layer42, second contact holes44and first contact holes28which pass through a gate insulating film26are formed.

Description

Claims (27)

16. A method of forming contact holes according toclaim 1, wherein said insulating film contains a first and second insulating film, and said method comprising:
a first mask material forming step for providing a first mask material on a contact hole forming region on said first conducting section;
a first insulating film forming step for forming a first insulating film over the entire surface of said substrate except for said first mask material;
a first mask material removing step for removing said first mask material and forming a first through hole in said first insulating film;
a second mask material forming step for providing a second mask material on the first through hole formed in said first insulating film;
a second insulating film forming step for forming a second insulating film on the entire surface of said first insulating film except for said second mask material; and
a second mask material removing step for removing said second mask material and forming a second through hole which is coaxial with said first through hole in said second insulating film.
17. A method of forming contact holes according toclaim 1, wherein said insulating film forms a plurality of layers, and said method comprising:
a first mask material forming step for providing a first mask material in a contact hole forming region on said first conducting section;
a first insulating film forming step for forming a first insulating film over the entire surface of said substrate except for said first mask material;
a second mask material forming step for providing a second mask material on said first mask material;
a second insulating film forming step for forming a second insulating film on the whole surface of the first insulating film except for said second mask material; and
a mask material removing step for removing said first mask material and second mask material and forming a through hole in said first insulating film and second insulating film.
18. A manufacturing method for a thin film semiconductor device, for forming a thin film semiconductor device on a substrate, comprising:
a step for forming a semiconductor film containing a source and a drain region on said substrate;
a step for providing a first mask material on a contact plug forming region on said source and said drain region;
a step for applying liquid material onto said semiconductor film except for said contact plug forming region to form a gate insulating film;
a step for removing said first mask material;
a step for providing a second mask material including an opening, the opening being over said gate insulating film at a gate electrode forming region;
a step for forming a gate electrode by applying said liquid material to said gate electrode forming region which has been opened;
a step for removing said second mask material;
a step for providing a third mask material on the contact plug forming region in said source and said drain region and in a contact plug forming region of a gate electrode;
a step for forming an interlayer insulating film by applying liquid material onto said gate electrode and said gate insulating film except for said contact plug forming region;
a step for removing said third mask material; and
a step for forming a contact plug by applying liquid material to said contact plug forming region, after removing said third mask material.
20. A manufacturing method for a thin film semiconductor device, for forming a thin film semiconductor device on a substrate, comprising:
a step for forming a semiconductor film containing a source and a drain region on said substrate;
a step for providing a first mask material on a contact plug forming region on said source and said drain region;
a step for forming a gate insulating film by applying liquid material onto said semiconductor film except for said contact plug forming region;
a step for removing said first mask material;
a step for providing a second mask material including an opening, the opening being over said gate insulating film at a gate electrode forming region;
a step for forming a gate electrode by applying liquid material to said gate electrode forming region which has been opened;
a step for removing said second mask material;
a step for providing a third mask material on the contact plug forming region in said source and said drain region, and on a contact plug forming region in a gate electrode;
a step for forming an interlayer insulating film by applying liquid material onto said gate electrode and said gate insulating film except for said contact plug forming region,;
a step for removing said third mask material;
a step for providing a fourth mask material, where an electrode forming region is opened, on said interlayer insulating film, after removing said third mask material; and
a step for forming a contact plug and an electrode by applying liquid material to said contact plug forming region and said electrode forming region which has been opened.
21. A manufacturing method for a thin film semiconductor device, for forming a thin film semiconductor device on a substrate, comprising:
a step for forming a semiconductor film containing a source and a drain region on said substrate;
a step for providing a first mask material on a contact plug forming region on said source and said drain region;
a step for forming a gate insulating film by applying liquid material onto said semiconductor film except for said contact plug forming region;
a step for providing a second mask material including an opening, the opening being over said gate insulating film at a gate electrode forming region;
a step for forming a gate electrode by applying liquid material to said gate electrode forming region which has been opened;
a step for removing said second mask material;
a step for providing a third mask material on said first mask material and in a contact plug forming region of a gate electrode;
a step for forming an interlayer insulating film by applying liquid material onto said gate electrode and said gate insulating film except for said contact plug forming region;
a step for removing said first mask material and said third mask material; and
a step for forming a contact plug by applying liquid material onto said contact plug forming region, after removing said first mask material and said third mask material.
23. A manufacturing method for a thin film semiconductor device, for forming a thin film semiconductor device on a substrate, comprising:
a step for forming a semiconductor film containing a source and a drain region on said substrate;
a step for providing a first mask material on a contact plug forming region on said source and said drain region;
a step for forming a gate insulating film by applying liquid material onto said semiconductor film except for said contact plug forming region;
a step for providing a second mask material including an opening, the opening being over said gate insulating film at a gate electrode forming region;
a step for forming a gate electrode by applying liquid material onto said gate electrode forming region which has been opened;
a step for removing said second mask material;
a step for providing a third mask material on said first mask material and a contact plug forming region of a gate electrode;
a step for forming an interlayer insulating film by applying liquid material onto said gate electrode and said gate insulating film except for said contact plug forming region;
a step for removing said third mask material;
a step for providing a fourth mask material where an electrode forming region is opened, on said interlayer insulating film and said contact plug, after removing said first mask material and said third mask material; and
a step for forming a contact plug and an electrode by applying liquid material onto said contact plug forming region and said electrode forming region which has been opened.
US10/795,3662003-03-172004-03-09Method of forming contact holes and electronic device formed therebyExpired - Fee RelatedUS7179733B2 (en)

Applications Claiming Priority (4)

Application NumberPriority DateFiling DateTitle
JP20030724982003-03-17
JP2003-0724982003-03-17
JP2004013228AJP2004304162A (en)2003-03-172004-01-21 Contact hole forming method, thin film semiconductor device manufacturing method, electronic device manufacturing method, electronic device
JP2004-0132282004-01-21

Publications (2)

Publication NumberPublication Date
US20040242008A1true US20040242008A1 (en)2004-12-02
US7179733B2 US7179733B2 (en)2007-02-20

Family

ID=33421757

Family Applications (1)

Application NumberTitlePriority DateFiling Date
US10/795,366Expired - Fee RelatedUS7179733B2 (en)2003-03-172004-03-09Method of forming contact holes and electronic device formed thereby

Country Status (5)

CountryLink
US (1)US7179733B2 (en)
JP (1)JP2004304162A (en)
KR (1)KR100606947B1 (en)
CN (1)CN100380626C (en)
TW (1)TWI232543B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20060211187A1 (en)*2005-03-182006-09-21Kovio Inc.MOS transistor with laser-patterned metal gate, and method for making the same
EP1846952A4 (en)*2005-02-102012-11-07Semiconductor Energy Lab SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
US20150240121A1 (en)*2014-02-272015-08-27Tokyo Electron LimitedMethod for Improving Chemical Resistance of Polymerized Film, Polymerized Film Forming Method, Film Forming Apparatus, and Electronic Product Manufacturing Method
US20170068359A1 (en)*2015-09-082017-03-09Apple Inc.Encapsulated Metal Nanowires
CN113655695A (en)*2021-09-022021-11-16西华大学Composite photoetching alignment system and method based on medium microsphere super-resolution imaging

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JP3948472B2 (en)*2004-11-092007-07-25セイコーエプソン株式会社 Manufacturing method of semiconductor device
US7696625B2 (en)*2004-11-302010-04-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2006184136A (en)*2004-12-282006-07-13Aitesu:Kk Semiconductor analysis apparatus and method
JP2006261240A (en)*2005-03-152006-09-28Seiko Epson Corp Electronic device substrate, method for manufacturing electronic device substrate, display device, and electronic apparatus
JP5230145B2 (en)*2006-08-292013-07-10株式会社半導体エネルギー研究所 Method for manufacturing display device
US7736936B2 (en)*2006-08-292010-06-15Semiconductor Energy Laboratory Co., Ltd.Method of forming display device that includes removing mask to form opening in insulating film
JP2008153354A (en)*2006-12-152008-07-03Sony Corp Method for forming organic semiconductor pattern and method for manufacturing semiconductor device
JP5727204B2 (en)2009-12-112015-06-03株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP5091962B2 (en)*2010-03-032012-12-05株式会社東芝 Semiconductor device
JP2012186455A (en)*2011-02-162012-09-27Ricoh Co LtdHole formation method and multilayer interconnection, semiconductor device, display element, image display device, and system that form via holes using the method
TW201308616A (en)*2011-08-032013-02-16Motech Ind IncMethod of forming conductive pattern on substrate
CN104022042B (en)*2014-06-102017-01-25京东方科技集团股份有限公司Manufacturing method for low-temperature polycrystalline silicon thin film transistor and array substrate
KR102352232B1 (en)*2015-06-152022-01-17삼성전자주식회사Method of fabricating semiconductor device having contact structures
KR101626536B1 (en)*2015-07-032016-06-01페어차일드코리아반도체 주식회사Semiconductor package and method of manufacturing the same
KR102258317B1 (en)*2015-11-062021-06-01삼성전자주식회사Semiconductor device and fabrication method thereof and method for forming contact hole

Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4185294A (en)*1975-12-101980-01-22Tokyo Shibaura Electric Co., Ltd.Semiconductor device and a method for manufacturing the same
US5032528A (en)*1989-08-101991-07-16Kabushiki Kaisha ToshibaMethod of forming a contact hole in semiconductor integrated circuit
US5219787A (en)*1990-07-231993-06-15Microelectronics And Computer Technology CorporationTrenching techniques for forming channels, vias and components in substrates
US5723381A (en)*1995-09-271998-03-03Siemens AktiengesellschaftFormation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud
US6010955A (en)*1996-09-232000-01-04Kabushiki Kaisha ToshibaElectrical connection forming process for semiconductor devices
US20020045311A1 (en)*2000-10-172002-04-18Takumi MikawaFerroelectric memory and method for manufacturing the same
US20020043889A1 (en)*2001-01-262002-04-18Murata Manufacturing Co., Ltd.Surface acoustic wave device and production method thereof
US20020063340A1 (en)*2000-11-292002-05-30Ryuichi SaharaSemiconductor device and method for producing the same
US20030109126A1 (en)*2000-08-152003-06-12Tsuneo TerasawaMethod of producing semiconductor integrated circuit device and method of producing multi-chip module
US20040031962A1 (en)*1999-12-272004-02-19Sanyo Electric Co., Ltd.Display unit and method of fabricating the same
US20040082195A1 (en)*2002-04-222004-04-29Seiko Epson CorporationProduction method of a thin film device, production method of a transistor, electro-optical apparatus and electronic equipment
US20040147066A1 (en)*2003-01-172004-07-29Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing resist pattern and method for manufacturing semiconductor device

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH0290653A (en)1988-09-281990-03-30Nec CorpManufacture of multilayer interconnection semiconductor device
JPH03136245A (en)1989-10-211991-06-11Sony CorpManufacture of semiconductor device
JPH07120516B2 (en)1990-07-261995-12-20株式会社東芝 Low energy electron irradiation method and irradiation device
KR950010853B1 (en)*1992-10-131995-09-25금성일렉트론주식회사 Reverse contact manufacturing method of semiconductor device
JP2968146B2 (en)*1993-04-021999-10-25シャープ株式会社 Electrode manufacturing method
JPH07122637A (en)1993-10-251995-05-12Matsushita Electric Ind Co Ltd Method for manufacturing semiconductor device
JPH07122638A (en)1993-10-261995-05-12Fujitsu Ltd Method for manufacturing semiconductor device
JPH07161711A (en)1993-12-101995-06-23Hitachi Ltd Pattern formation method
JPH08124840A (en)1994-10-201996-05-17Shimada Phys & Chem Ind Co Ltd Liquid resin film formation method
KR0179289B1 (en)*1996-04-121999-04-15문정환 Metal wiring formation method
JPH09312336A (en)1996-05-201997-12-02Yamaha CorpConnection hole formation method
JPH10112499A (en)1996-08-121998-04-28Sony CorpFormation method for metallic plug and/or metallic wiring
US6010954A (en)*1997-07-112000-01-04Chartered Semiconductor Manufacturing, Ltd.Cmos gate architecture for integration of salicide process in sub 0.1 . .muM devices
TW360949B (en)1997-12-191999-06-11United Microelectronics CorpDual damascene process
JP3080073B2 (en)1998-06-162000-08-21日本電気株式会社 Method for manufacturing semiconductor device
JP2000269336A (en)1999-03-192000-09-29Toshiba Corp Semiconductor device and method of manufacturing semiconductor device
JP3715502B2 (en)*2000-03-142005-11-09株式会社東芝 Semiconductor device and manufacturing method thereof
US6734029B2 (en)2000-06-302004-05-11Seiko Epson CorporationMethod for forming conductive film pattern, and electro-optical device and electronic apparatus

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4185294A (en)*1975-12-101980-01-22Tokyo Shibaura Electric Co., Ltd.Semiconductor device and a method for manufacturing the same
US5032528A (en)*1989-08-101991-07-16Kabushiki Kaisha ToshibaMethod of forming a contact hole in semiconductor integrated circuit
US5219787A (en)*1990-07-231993-06-15Microelectronics And Computer Technology CorporationTrenching techniques for forming channels, vias and components in substrates
US5723381A (en)*1995-09-271998-03-03Siemens AktiengesellschaftFormation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud
US6010955A (en)*1996-09-232000-01-04Kabushiki Kaisha ToshibaElectrical connection forming process for semiconductor devices
US20040031962A1 (en)*1999-12-272004-02-19Sanyo Electric Co., Ltd.Display unit and method of fabricating the same
US20030109126A1 (en)*2000-08-152003-06-12Tsuneo TerasawaMethod of producing semiconductor integrated circuit device and method of producing multi-chip module
US20020045311A1 (en)*2000-10-172002-04-18Takumi MikawaFerroelectric memory and method for manufacturing the same
US20020063340A1 (en)*2000-11-292002-05-30Ryuichi SaharaSemiconductor device and method for producing the same
US20020043889A1 (en)*2001-01-262002-04-18Murata Manufacturing Co., Ltd.Surface acoustic wave device and production method thereof
US20040082195A1 (en)*2002-04-222004-04-29Seiko Epson CorporationProduction method of a thin film device, production method of a transistor, electro-optical apparatus and electronic equipment
US20040147066A1 (en)*2003-01-172004-07-29Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing resist pattern and method for manufacturing semiconductor device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
EP1846952A4 (en)*2005-02-102012-11-07Semiconductor Energy Lab SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
US20060211187A1 (en)*2005-03-182006-09-21Kovio Inc.MOS transistor with laser-patterned metal gate, and method for making the same
US8461628B2 (en)2005-03-182013-06-11Kovio, Inc.MOS transistor with laser-patterned metal gate, and method for making the same
US20150240121A1 (en)*2014-02-272015-08-27Tokyo Electron LimitedMethod for Improving Chemical Resistance of Polymerized Film, Polymerized Film Forming Method, Film Forming Apparatus, and Electronic Product Manufacturing Method
US9708507B2 (en)*2014-02-272017-07-18Tokyo Electron LimitedMethod for improving chemical resistance of polymerized film, polymerized film forming method, film forming apparatus, and electronic product manufacturing method
US20170068359A1 (en)*2015-09-082017-03-09Apple Inc.Encapsulated Metal Nanowires
CN113655695A (en)*2021-09-022021-11-16西华大学Composite photoetching alignment system and method based on medium microsphere super-resolution imaging

Also Published As

Publication numberPublication date
US7179733B2 (en)2007-02-20
KR20040082280A (en)2004-09-24
TW200425405A (en)2004-11-16
TWI232543B (en)2005-05-11
CN1531061A (en)2004-09-22
CN100380626C (en)2008-04-09
JP2004304162A (en)2004-10-28
KR100606947B1 (en)2006-08-01

Similar Documents

PublicationPublication DateTitle
US7179733B2 (en)Method of forming contact holes and electronic device formed thereby
US6898851B2 (en)Electronic device manufacturing method
KR100311755B1 (en)Semiconductor device and method for manufacturing the semiconductor device
JP2012156543A (en)Formation of self-aligned via holes in polymer thin films
TWI237848B (en)Method of forming multilayer interconnection structure, method of manufacturing circuit board, and method of manufacturing device
JP4281584B2 (en) Manufacturing method of semiconductor device
US20080194056A1 (en)Method of Producing Plurality of Organic Transistors Using Laser Patterning
US7375774B2 (en)Method of manufacturing semiconductor device
KR100650535B1 (en)Method of forming mutilayer interconnection structure, and manufacturing method for multilayer wiring boards
JP2005236186A (en) Semiconductor device, manufacturing method thereof, and electronic apparatus
KR100704253B1 (en) Method for manufacturing transistors, electro-optical devices and electronic devices
JP4617642B2 (en) Wiring board manufacturing method and electro-optical device manufacturing method
JP2005118660A (en) Liquid repellent region forming method, pattern forming method, and electronic device
KR20070069057A (en) Method for manufacturing semiconductor device, semiconductor device and electronic device
US20250183137A1 (en)Semiconductor structures including wire-bond pads and flip-chip bumps and method of making the same
JP2005032759A (en) Multilayer wiring formation method, wiring board manufacturing method, device manufacturing method
US12025914B2 (en)Silver patterning and interconnect processes
KR100613384B1 (en) Wiring Formation Method of Semiconductor Device
JP2005236187A (en) Semiconductor device manufacturing method, electronic device
US20200091449A1 (en)Forming dielectric for electronic devices
KR100571389B1 (en) Manufacturing Method of Semiconductor Device
JP2004241642A (en) Manufacturing method of semiconductor device
KR20110072114A (en) Method for manufacturing a semiconductor device having a contact structure
Tanaka15s 13g
KR19980052423A (en) Semiconductor device manufacturing method

Legal Events

DateCodeTitleDescription
ASAssignment

Owner name:SEIKO EPSON CORPORATION, JAPAN

Free format text:ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATO, MITSURU;YUDASAKA, ICHIO;REEL/FRAME:014893/0058;SIGNING DATES FROM 20040625 TO 20040701

FEPPFee payment procedure

Free format text:PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAYFee payment

Year of fee payment:4

FPAYFee payment

Year of fee payment:8

FEPPFee payment procedure

Free format text:MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPSLapse for failure to pay maintenance fees

Free format text:PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCHInformation on status: patent discontinuation

Free format text:PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FPLapsed due to failure to pay maintenance fee

Effective date:20190220


[8]ページ先頭

©2009-2025 Movatter.jp