Movatterモバイル変換


[0]ホーム

URL:


US20040231886A1 - PCB design and method for providing vented blind vias - Google Patents

PCB design and method for providing vented blind vias
Download PDF

Info

Publication number
US20040231886A1
US20040231886A1US10/870,506US87050604AUS2004231886A1US 20040231886 A1US20040231886 A1US 20040231886A1US 87050604 AUS87050604 AUS 87050604AUS 2004231886 A1US2004231886 A1US 2004231886A1
Authority
US
United States
Prior art keywords
pad
vent
substrate
blind via
pcb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/870,506
Inventor
David Boggs
John Dungan
Gary Paek
Daryl Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IndividualfiledCriticalIndividual
Priority to US10/870,506priorityCriticalpatent/US20040231886A1/en
Publication of US20040231886A1publicationCriticalpatent/US20040231886A1/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

An apparatus and method for providing a vented blind via in pad of a printed circuit board (PCB). A vent in the blind via in pad to allow gases formed during reflow soldering to escape from the solder joint. In one embodiment, the vent extends from the outer edge of the pad to the blind via. In another embodiment, a method includes forming a blind via in pad having a vent.

Description

Claims (24)

What is claimed is:
1. An apparatus, comprising:
a substrate; and
a via in pad positioned in the substrate, the via in pad including a pad having a vent to provide an escape path for gas from the via in pad, and a blind via disposed in the pad.
2. The apparatus ofclaim 1, wherein the vent to include a first opening at the outer edge of the pad.
3. The apparatus ofclaim 2, wherein the vent to include a second opening at the blind via.
4. The apparatus ofclaim 2, wherein the vent is a wedge.
5. The apparatus ofclaim 3, wherein the vent is a groove.
6. The apparatus ofclaim 1, wherein the pad has a plurality of vents.
7. The apparatus ofclaim 2, wherein the vent to include a second opening at the outer edge of the pad, the vent to not intersect the blind via.
8. The apparatus ofclaim 1, wherein the vent has a depth that exposes the substrate.
9. The apparatus ofclaim 1, wherein the blind via to electrically couple the pad to a trace on an inner substrate layer, wherein the substrate is an outer substrate layer of a multilayer printed circuit board having one or more inner substrate layers.
10. An apparatus, comprising:
a first substrate to form an outer layer of a printed circuit board (PCB);
a second substrate to form an inner layer of the PCB, the second substrate having a trace; and
a via in pad positioned in the first substrate electrically coupled to the trace, the via in pad including a pad having a vent to provide an escape path for gas from the via in pad, and a via, disposed in the pad, having a first end at the pad and a second end at the trace.
11. The apparatus ofclaim 10, wherein the vent to include a first opening at an outer edge of the pad.
12. The apparatus ofclaim 11, wherein the vent to include a second opening at the via.
13. The apparatus ofclaim 12, wherein the vent is a groove.
14. An apparatus, comprising:
a substrate; and
one or more via in pads in the substrate, the one or more via in pads each to include a pad and a blind via positioned in the pad, wherein the pad of at least one of the one or more via in pads having a vent to provide an escape path for gas from a gas pocket in the at least one of the one or more via in pads.
15. The apparatus ofclaim 14, wherein the vent to include a first opening at the outer edge of the pad.
16. The apparatus ofclaim 14, wherein the vent to include a second opening at the via.
17. The apparatus ofclaim 16, wherein the vent is a groove.
18. An apparatus, comprising:
a substrate;
a via in pad positioned in the substrate, the via in pad to include a pad and a blind via disposed in the pad; and
means for allowing a gas to escape from a solder joint coupled to the pad.
19. The apparatus ofclaim 18, wherein the means for allowing a gas to escape includes the pad having a vent, the vent to include a first opening at the outer edge of the pad.
20. The apparatus ofclaim 19, wherein the vent to include a second opening at the via.
21. The apparatus ofclaim 20, wherein the vent is a groove.
22. A system, comprising:
a printed circuit board (PCB), comprising:
a substrate; and
a via in pad positioned in the substrate, the via in pad including:
a pad having a vent to provide an escape path for gas from the via in pad, the vent to include a first opening at the outer edge of the pad; and
a blind via disposed in the pad; and
a memory device coupled to the PCB at the via in pad.
23. The system ofclaim 22, wherein the vent to include a second opening at the blind via.
24. The system ofclaim 23, wherein the vent is a groove.
US10/870,5062003-05-202004-06-17PCB design and method for providing vented blind viasAbandonedUS20040231886A1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US10/870,506US20040231886A1 (en)2003-05-202004-06-17PCB design and method for providing vented blind vias

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US10/442,834US6787443B1 (en)2003-05-202003-05-20PCB design and method for providing vented blind vias
US10/870,506US20040231886A1 (en)2003-05-202004-06-17PCB design and method for providing vented blind vias

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US10/442,834DivisionUS6787443B1 (en)2003-05-202003-05-20PCB design and method for providing vented blind vias

Publications (1)

Publication NumberPublication Date
US20040231886A1true US20040231886A1 (en)2004-11-25

Family

ID=32927449

Family Applications (2)

Application NumberTitlePriority DateFiling Date
US10/442,834Expired - Fee RelatedUS6787443B1 (en)2003-05-202003-05-20PCB design and method for providing vented blind vias
US10/870,506AbandonedUS20040231886A1 (en)2003-05-202004-06-17PCB design and method for providing vented blind vias

Family Applications Before (1)

Application NumberTitlePriority DateFiling Date
US10/442,834Expired - Fee RelatedUS6787443B1 (en)2003-05-202003-05-20PCB design and method for providing vented blind vias

Country Status (1)

CountryLink
US (2)US6787443B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN102523701A (en)*2011-12-262012-06-27深圳市星河电路有限公司Method for manufacturing stair boss video interface processor (VIP) hole resin plugging plate
TWI386072B (en)*2005-07-082013-02-11Hosiden Corp Install the substrate and the microphone mounted on it
US20220093551A1 (en)*2020-09-232022-03-24Innolux CorporationElectronic device
CN114256658A (en)*2020-09-232022-03-29群创光电股份有限公司Electronic device

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US7334326B1 (en)2001-06-192008-02-26Amkor Technology, Inc.Method for making an integrated circuit substrate having embedded passive components
US6930256B1 (en)2002-05-012005-08-16Amkor Technology, Inc.Integrated circuit substrate having laser-embedded conductive patterns and method therefor
US7399661B2 (en)2002-05-012008-07-15Amkor Technology, Inc.Method for making an integrated circuit substrate having embedded back-side access conductors and vias
US7670962B2 (en)2002-05-012010-03-02Amkor Technology, Inc.Substrate having stiffener fabrication method
US6930257B1 (en)2002-05-012005-08-16Amkor Technology, Inc.Integrated circuit substrate having laminated laser-embedded circuit layers
US7633765B1 (en)2004-03-232009-12-15Amkor Technology, Inc.Semiconductor package including a top-surface metal layer for implementing circuit features
US9691635B1 (en)2002-05-012017-06-27Amkor Technology, Inc.Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US7548430B1 (en)2002-05-012009-06-16Amkor Technology, Inc.Buildup dielectric and metallization process and semiconductor package
US7028400B1 (en)*2002-05-012006-04-18Amkor Technology, Inc.Integrated circuit substrate having laser-exposed terminals
US20040219342A1 (en)*2003-01-072004-11-04Boggs David W.Electronic substrate with direct inner layer component interconnection
US10811277B2 (en)2004-03-232020-10-20Amkor Technology, Inc.Encapsulated semiconductor package
US11081370B2 (en)2004-03-232021-08-03Amkor Technology Singapore Holding Pte. Ltd.Methods of manufacturing an encapsulated semiconductor device
US7145238B1 (en)2004-05-052006-12-05Amkor Technology, Inc.Semiconductor package and substrate having multi-level vias
DE102004029586A1 (en)*2004-06-182006-01-12Infineon Technologies Ag Substrate based package device with a semiconductor chip
JP2006108313A (en)*2004-10-042006-04-20Rohm Co LtdPackaging board and semiconductor device
US7353480B1 (en)2004-12-072008-04-01Nvidia CorporationApparatus, system, and method for designing via pads having extended contours
DE102005014665A1 (en)*2005-03-292006-11-02Infineon Technologies Ag Substrate for producing a solder joint with a second substrate
US8826531B1 (en)2005-04-052014-09-09Amkor Technology, Inc.Method for making an integrated circuit substrate having laminated laser-embedded circuit layers
DE102005018274A1 (en)*2005-04-142006-10-19Würth Elektronik Schopfheim GmbH & Co. KGMethod for manufacturing circuit board, has liquid metal dosed onto soldering surfaces to form solder deposits
US7425507B2 (en)*2005-06-282008-09-16Micron Technology, Inc.Semiconductor substrates including vias of nonuniform cross section, methods of forming and associated structures
US7589398B1 (en)2006-10-042009-09-15Amkor Technology, Inc.Embedded metal features structure
JP5188054B2 (en)*2006-10-312013-04-24日本電波工業株式会社 Two-stage mounting board and crystal oscillator using the same
US7550857B1 (en)2006-11-162009-06-23Amkor Technology, Inc.Stacked redistribution layer (RDL) die assembly package
US7750250B1 (en)2006-12-222010-07-06Amkor Technology, Inc.Blind via capture pad structure
US7752752B1 (en)2007-01-092010-07-13Amkor Technology, Inc.Method of fabricating an embedded circuit pattern
US8323771B1 (en)2007-08-152012-12-04Amkor Technology, Inc.Straight conductor blind via capture pad structure and fabrication method
US8872329B1 (en)2009-01-092014-10-28Amkor Technology, Inc.Extended landing pad substrate package structure and method
CN101494951A (en)*2009-02-182009-07-29旭丽电子(广州)有限公司Printed circuit board
US7960827B1 (en)2009-04-092011-06-14Amkor Technology, Inc.Thermal via heat spreader package and method
US8623753B1 (en)2009-05-282014-01-07Amkor Technology, Inc.Stackable protruding via package and method
US8222538B1 (en)2009-06-122012-07-17Amkor Technology, Inc.Stackable via package and method
US8471154B1 (en)2009-08-062013-06-25Amkor Technology, Inc.Stackable variable height via package and method
US8796561B1 (en)2009-10-052014-08-05Amkor Technology, Inc.Fan out build up substrate stackable package and method
US8937381B1 (en)2009-12-032015-01-20Amkor Technology, Inc.Thin stackable package and method
US9691734B1 (en)2009-12-072017-06-27Amkor Technology, Inc.Method of forming a plurality of electronic component packages
US8536462B1 (en)2010-01-222013-09-17Amkor Technology, Inc.Flex circuit package and method
US8300423B1 (en)2010-05-252012-10-30Amkor Technology, Inc.Stackable treated via package and method
US8294276B1 (en)2010-05-272012-10-23Amkor Technology, Inc.Semiconductor device and fabricating method thereof
TWI393504B (en)*2010-06-182013-04-11Askey Computer CorpBreach-orientating soldering structure and method of preventing shift of pin
US8338229B1 (en)2010-07-302012-12-25Amkor Technology, Inc.Stackable plasma cleaned via package and method
US8717775B1 (en)2010-08-022014-05-06Amkor Technology, Inc.Fingerprint sensor package and method
US8337657B1 (en)2010-10-272012-12-25Amkor Technology, Inc.Mechanical tape separation package and method
US8482134B1 (en)2010-11-012013-07-09Amkor Technology, Inc.Stackable package and method
US9748154B1 (en)2010-11-042017-08-29Amkor Technology, Inc.Wafer level fan out semiconductor device and manufacturing method thereof
US8525318B1 (en)2010-11-102013-09-03Amkor Technology, Inc.Semiconductor device and fabricating method thereof
US8557629B1 (en)2010-12-032013-10-15Amkor Technology, Inc.Semiconductor device having overlapped via apertures
US8535961B1 (en)2010-12-092013-09-17Amkor Technology, Inc.Light emitting diode (LED) package and method
US9721872B1 (en)2011-02-182017-08-01Amkor Technology, Inc.Methods and structures for increasing the allowable die size in TMV packages
US9013011B1 (en)2011-03-112015-04-21Amkor Technology, Inc.Stacked and staggered die MEMS package and method
KR101140113B1 (en)2011-04-262012-04-30앰코 테크놀로지 코리아 주식회사Semiconductor device
US8653674B1 (en)2011-09-152014-02-18Amkor Technology, Inc.Electronic component package fabrication method and structure
US8633598B1 (en)2011-09-202014-01-21Amkor Technology, Inc.Underfill contacting stacking balls package fabrication method and structure
US9029962B1 (en)2011-10-122015-05-12Amkor Technology, Inc.Molded cavity substrate MEMS package fabrication method and structure
US9799592B2 (en)2013-11-192017-10-24Amkor Technology, Inc.Semicondutor device with through-silicon via-less deep wells
KR101366461B1 (en)2012-11-202014-02-26앰코 테크놀로지 코리아 주식회사Semiconductor device and manufacturing method thereof
US9313881B2 (en)*2013-01-112016-04-12Qualcomm IncorporatedThrough mold via relief gutter on molded laser package (MLP) packages
KR101488590B1 (en)2013-03-292015-01-30앰코 테크놀로지 코리아 주식회사Semiconductor device and manufacturing method thereof
KR101607981B1 (en)2013-11-042016-03-31앰코 테크놀로지 코리아 주식회사Interposer and method for manufacturing the same, and semiconductor package using the same
US9578735B2 (en)2015-07-132017-02-21International Business Machines CorporationEmbedded venting system
US9960328B2 (en)2016-09-062018-05-01Amkor Technology, Inc.Semiconductor device and manufacturing method thereof
US10615547B2 (en)*2016-09-082020-04-07Raytheon CompanyElectrical device with shunt, and receptacle
US10662898B2 (en)2016-09-082020-05-26Raytheon CompanyIntegrated thruster
US10046409B2 (en)2016-09-082018-08-14Raytheon CompanyMethods of making an electrical connection, and of making a receptacle for receiving an electrical device
US10143084B2 (en)2016-12-152018-11-27Nxp Usa, Inc.Plated opening with vent path
CN110999547B (en)*2017-08-212023-04-18住友电工印刷电路株式会社Printed wiring board
CN114208397B (en)*2019-04-082024-05-17维纳米技术公司System and method for additive manufacturing of SMT mounted sockets
TWI827834B (en)*2020-04-082024-01-01以色列商納米尺寸技術領域股份有限公司Systems and methods of additive manufacturing of smt mounting sockets

Citations (23)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4764485A (en)*1987-01-051988-08-16General Electric CompanyMethod for producing via holes in polymer dielectrics
US5189261A (en)*1990-10-091993-02-23Ibm CorporationElectrical and/or thermal interconnections and methods for obtaining such
US5477086A (en)*1993-04-301995-12-19Lsi Logic CorporationShaped, self-aligning micro-bump structures
US5515458A (en)*1987-05-291996-05-07Ide; Russell D.Hydrodynamic bearings having beam mounted bearing pads and sealed bearing assemblies including the same
US5600180A (en)*1994-07-221997-02-04Nec CorporationSealing structure for bumps on a semiconductor integrated circuit chip
US5742094A (en)*1993-01-251998-04-21Intel CorporationSealed semiconductor chip
US5842275A (en)*1995-09-051998-12-01Ford Motor CompanyReflow soldering to mounting pads with vent channels to avoid skewing
US5875102A (en)*1995-12-201999-02-23Intel CorporationEclipse via in pad structure
US6245594B1 (en)*1997-08-052001-06-12Micron Technology, Inc.Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assembly
US6282782B1 (en)*1998-09-022001-09-04Hadco Santa Clara, Inc.Forming plugs in vias of circuit board layers and subassemblies
US6392300B1 (en)*1999-06-282002-05-21Kabushiki Kaisha ToshibaSemiconductor device having an alignment mark formed on the uppermost layer of a multilayer wire
US6395995B1 (en)*2000-03-152002-05-28Intel CorporationApparatus for coupling integrated circuit packages to bonding pads having vias
US20020064546A1 (en)*1996-09-132002-05-30J. Milton HarrisDegradable poly(ethylene glycol) hydrogels with controlled half-life and precursors therefor
US20020084312A1 (en)*2000-12-292002-07-04Shier Daniel E.Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias
US6420885B1 (en)*2000-02-102002-07-16Xilinx, Inc.System and apparatus for low-temperature semiconductor device testing
US6429389B1 (en)*2000-11-152002-08-06Intel CorporationVia-in-pad apparatus and methods
US20030082848A1 (en)*2001-10-252003-05-01Takayuki OhuchidaSemiconductor device and manufacturing method
US20030102151A1 (en)*1998-09-172003-06-05Naohiro HiroseMultilayer build-up wiring board
US6580174B2 (en)*2001-09-282003-06-17Intel CorporationVented vias for via in pad technology yield improvements
US6593220B1 (en)*2002-01-032003-07-15Taiwan Semiconductor Manufacturing CompanyElastomer plating mask sealed wafer level package method
US6631558B2 (en)*1996-06-052003-10-14Laservia CorporationBlind via laser drilling system
US6717245B1 (en)*2000-06-022004-04-06Micron Technology, Inc.Chip scale packages performed by wafer level processing
US6884945B2 (en)*2000-04-112005-04-26Lg Electronics Inc.Multi-layer printed circuit board and a BGA semiconductor package using the multi-layer printed circuit board

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US4764485A (en)*1987-01-051988-08-16General Electric CompanyMethod for producing via holes in polymer dielectrics
US5515458A (en)*1987-05-291996-05-07Ide; Russell D.Hydrodynamic bearings having beam mounted bearing pads and sealed bearing assemblies including the same
US5189261A (en)*1990-10-091993-02-23Ibm CorporationElectrical and/or thermal interconnections and methods for obtaining such
US5742094A (en)*1993-01-251998-04-21Intel CorporationSealed semiconductor chip
US5558271A (en)*1993-04-301996-09-24Lsi Logic CorporationShaped, self-aligning micro-bump structures
US5477086A (en)*1993-04-301995-12-19Lsi Logic CorporationShaped, self-aligning micro-bump structures
US5600180A (en)*1994-07-221997-02-04Nec CorporationSealing structure for bumps on a semiconductor integrated circuit chip
US5842275A (en)*1995-09-051998-12-01Ford Motor CompanyReflow soldering to mounting pads with vent channels to avoid skewing
US5875102A (en)*1995-12-201999-02-23Intel CorporationEclipse via in pad structure
US6631558B2 (en)*1996-06-052003-10-14Laservia CorporationBlind via laser drilling system
US20020064546A1 (en)*1996-09-132002-05-30J. Milton HarrisDegradable poly(ethylene glycol) hydrogels with controlled half-life and precursors therefor
US6245594B1 (en)*1997-08-052001-06-12Micron Technology, Inc.Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assembly
US6282782B1 (en)*1998-09-022001-09-04Hadco Santa Clara, Inc.Forming plugs in vias of circuit board layers and subassemblies
US20030102151A1 (en)*1998-09-172003-06-05Naohiro HiroseMultilayer build-up wiring board
US6392300B1 (en)*1999-06-282002-05-21Kabushiki Kaisha ToshibaSemiconductor device having an alignment mark formed on the uppermost layer of a multilayer wire
US6420885B1 (en)*2000-02-102002-07-16Xilinx, Inc.System and apparatus for low-temperature semiconductor device testing
US6395995B1 (en)*2000-03-152002-05-28Intel CorporationApparatus for coupling integrated circuit packages to bonding pads having vias
US6884945B2 (en)*2000-04-112005-04-26Lg Electronics Inc.Multi-layer printed circuit board and a BGA semiconductor package using the multi-layer printed circuit board
US6717245B1 (en)*2000-06-022004-04-06Micron Technology, Inc.Chip scale packages performed by wafer level processing
US6429389B1 (en)*2000-11-152002-08-06Intel CorporationVia-in-pad apparatus and methods
US20020084312A1 (en)*2000-12-292002-07-04Shier Daniel E.Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias
US6580174B2 (en)*2001-09-282003-06-17Intel CorporationVented vias for via in pad technology yield improvements
US20030082848A1 (en)*2001-10-252003-05-01Takayuki OhuchidaSemiconductor device and manufacturing method
US6593220B1 (en)*2002-01-032003-07-15Taiwan Semiconductor Manufacturing CompanyElastomer plating mask sealed wafer level package method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
TWI386072B (en)*2005-07-082013-02-11Hosiden Corp Install the substrate and the microphone mounted on it
CN102523701A (en)*2011-12-262012-06-27深圳市星河电路有限公司Method for manufacturing stair boss video interface processor (VIP) hole resin plugging plate
US20220093551A1 (en)*2020-09-232022-03-24Innolux CorporationElectronic device
CN114256658A (en)*2020-09-232022-03-29群创光电股份有限公司Electronic device
EP3975671A1 (en)*2020-09-232022-03-30InnoLux CorporationElectronic device

Also Published As

Publication numberPublication date
US6787443B1 (en)2004-09-07

Similar Documents

PublicationPublication DateTitle
US6787443B1 (en)PCB design and method for providing vented blind vias
US6580174B2 (en)Vented vias for via in pad technology yield improvements
US5875102A (en)Eclipse via in pad structure
US5764485A (en)Multi-layer PCB blockade-via pad-connection
US7173342B2 (en)Method and apparatus for reducing electrical interconnection fatigue
CN100556235C (en)Printed circuit board (PCB), its manufacture method and electronic installation
US8319116B2 (en)Rib reinforcement of plated thru-holes
US6514845B1 (en)Solder ball contact and method
JP2919456B2 (en) Printed circuit board mounting structure of semiconductor package
US6630631B1 (en)Apparatus and method for interconnection between a component and a printed circuit board
US20120243147A1 (en)Land grid array (lga) contact connector modification
US20100236823A1 (en)Ring of power via
JP2005150553A (en)Wiring board and its manufacturing method
JP2000077568A (en)Structure of printed wiring board and manufacture there
JP2005311289A (en) Circuit connection structure and manufacturing method thereof
US6369334B1 (en)Printed circuit board with wire adds and component adds having 7-shaped and semicircular terminations
JP3860713B2 (en) WIRING BOARD AND ELECTRONIC DEVICE USING THE SAME
US6429389B1 (en)Via-in-pad apparatus and methods
JP2926902B2 (en) Printed wiring board
JPH1187930A (en)Manufacture of multilayered printed circuit board
JP2715945B2 (en) Mounting structure of ball grid array package
US6933449B2 (en)Selective area solder placement
JP2004342776A (en)Circuit board
US6009619A (en)Process for manufacturing an electronic circuit card
JP2000036644A (en)Double-sided flexible printed board

Legal Events

DateCodeTitleDescription
STCBInformation on status: application discontinuation

Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION


[8]ページ先頭

©2009-2025 Movatter.jp