Movatterモバイル変換


[0]ホーム

URL:


US20040192019A1 - Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method - Google Patents

Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method
Download PDF

Info

Publication number
US20040192019A1
US20040192019A1US10/818,081US81808104AUS2004192019A1US 20040192019 A1US20040192019 A1US 20040192019A1US 81808104 AUS81808104 AUS 81808104AUS 2004192019 A1US2004192019 A1US 2004192019A1
Authority
US
United States
Prior art keywords
metal
film
wire
metallization
copper pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/818,081
Inventor
Krishna Seshan
Kuljeet Singh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel CorpfiledCriticalIntel Corp
Priority to US10/818,081priorityCriticalpatent/US20040192019A1/en
Publication of US20040192019A1publicationCriticalpatent/US20040192019A1/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

The present invention relates to a device that includes a low-ohmic test. The device includes a metallization copper pad such as metal-six, a metal first film such as Ni that is disposed above the metallization copper pad, and a metal second film such as Au that is disposed above the metal first film. The present invention also relates to a wire-bonding process, and to a method of pulling a first wire bond and making a second wire bond.

Description

Claims (23)

What is claimed is.
1. A process of forming a wire bond comprising:
forming a protective structure over a metallization copper pad, wherein the metallization copper pad makes contact with a device, and wherein the protective structure includes a metal first film disposed above and on the metallization copper pad and a metal second film disposed above and on the metal first film; and
at the second metal film, wire bonding the device.
2. The process according toclaim 1, further including:
by probing the metal second film, electrically testing the device.
3. The process according toclaim 1, before forming a protective structure, further including:
forming a passivation structure that exposes at least a portion of the metallization copper pad.
4. The process according toclaim 1, wherein the metallization copper pad is a metal-six copper (M6 Cu) pad.
5. The process according toclaim 1, wherein forming a passivation structure includes:
forming a first passivation layer over the metallization copper pad;
forming a second passivation layer over the metallization copper pad; and
patterning the first and second passivation layers to expose at least a portion of the metallization copper pad.
6. The process according toclaim 1, wherein forming a protective structure includes:
forming the metal first film by a process selected from PVD, CVD, electroplating, and electroless plating; and
forming the metal second film by a process selected from PVD, CVD, electroplating, and electroless plating.
7. The process according toclaim 6, wherein forming the metal first film results in a film selected from Ni, Pd, Pt, Co, Rh, Ir, Sc, Yt, La, Ce, Re, Ir, Cu, Au, Ag, Cr, Mo, W, Mn, Tc, Ti, TiW, Zr, Hr, NiB, NiP, NiBP, NiCrB, NiCrP, NiCrBP, NiMoB, NiMoP, NiMoBP, NiWB, NiWP, NiWBP, NiMnB, NiMnP, NiMnBP, NiTcB, NiTcP, NiTcBP, NiReB, NiReP, NiReBP, NiCoB, NiCoP, NiCoBP, NiCoCrB, NiCoCrP, NiCoCrBP, NiCoMoB, NiCoMoP, NiCoMoBP, NiCoWB, NiCoWP, NiCoWBP, NiCoMnB, NiCoMnP, NiCoMnBP, NiCoTcB, NiCoTcP, NiCoTcBP, NiCoReB, NiCoReP, NiCoReBP, CoB, CoP, CoBP, CoCrB, CoCrP, CoCrBP, CoMoB, CoMoP, CoMoBP, CoWB, CoWP, CoWBP, CoMnB, CoMnP, CoMnBP, CoTcB, CoTcP, CoTcBP, CoReB, CoReP, and CoReBP, CoNiB, CoNiP, CoPdBP, CoPdCrB, CoPdCrP, CoPdCrBP, CoPdMoB, CoPdMoP, CoPdMoBP, CoPdWB, CoPdWP, CoPdWBP, CoPdMnB, CoPdMnP, CoPdMnBP, CoPdTcB, CoPdTcP, CoPdTcBP, CoPdReB, CoPdReP, CoPdReBP, CuB, CuP, CuBP, CuCrB, CuCrP, CuCrBP, CuMoB, CuMoP, CuMoBP, CuWB, CuWP, CuWBP, CuMnB, CuMnP, CuMnBP, CuTcB, CuTcP, CuTcBP, CuReB, CuReP, CuReBP, CuNiB, CuNiP, CuNiBP, CuNiCrB, CuNiCrP, CuNiCrBP, CuNiMoB, CuNiMoP, CuNiMoBP, CuNiWB, CuNiWP, CuNiWBP, CuNiMnB, CuNiMnP, CuNiMnBP, CuNiTcB, CuNiTcP, CuNiTcBP, CuNiReB, CuNiReP, CuNiReBP and combinations thereof.
8. The process according toclaim 6, wherein forming the metal second film results in a film selected from gold, doré, platinum, and aluminum.
9. The process according toclaim 1, wherein metal first film is electrolessly plated with a composition including:
from zero to at least one primary metal selected from cobalt, rhenium, iridium, nickel, palladium, platinum, titanium, zirconium, hafnium, copper, silver, gold, and combinations thereof;
from zero to at least one secondary metal selected from chromium, molybdenum, tungsten, manganese, technetium, rhenium, and combinations thereof;
from zero to at least one primary reducing agent in a concentration range from about 1 gram/liter to about 30 gram/liter;
from zero to at least one secondary reducing agent in a concentration range from about 0 gram/liter to about 2 gram/liter;
a complexing and buffering agent; and
at least one pH adjusting agent.
10. The process according toclaim 1, after wire bonding the device, further including:
removing the wire bonding; and
replacement wire bonding the device.
11. A wire-bond configuration comprising:
a metallization copper pad disposed over a device;
a protective structure disposed above an on the metallization copper pad, wherein the protective structure includes a metal first film disposed above and on the metallization copper pad and a second metal film disposed above and on the metal first film, and wherein the metal first film has at least one of a hardness or a corrosion potential that is greater than at least one of the hardness or corrosion potential of the second metal film; and
at least one of a test probe tip and a bond wire in contact with the protective structure.
12. The wire-bond configuration according toclaim 11, further including:
a passivation structure that exposes the metallization copper pad, wherein the passivation structure includes an inorganic first layer disposed on the metallization copper pad and an organic second layer disposed on the inorganic first layer.
13. The wire-bond configuration according toclaim 11, wherein the passivation structure includes:
a nitride first layer disposed above and on the metallization copper pad; and
a polyimide second layer disposed above an on the nitride first layer.
14. The wire-bond configuration according toclaim 11, wherein the protective structure includes:
a metal first film including at least one primary metal selected from Ni, Pd, Pt, Co, Rh, Ir, Sc, Yt, La, Ce, Re, Ir, Cu, Au, Ag, Cr, Mo, W, Mn, Tc, Ti, Zr, Hf, and combinations thereof; and
a metal second film selected from Au, doré, Pt, and Al.
15. The wire-bond configuration according toclaim 14, wherein the metal first film is Ni has a hardness that is greater than the hardness of the metal second film.
16. The wire-bond configuration according toclaim 14, wherein the metal second film is Au has a resistance to corrosion that is greater than the resistance to corrosion of the metal first film.
17. The wire-bond configuration according toclaim 14, wherein the metal first film is Ni has a hardness that is greater than the hardness of the metal second film, and wherein the metal second film has a resistance to corrosion that is greater than the resistance to corrosion of the metal second film.
18. A method of testing a device, comprising:
contacting a test probe tip to a metallization, wherein the metallization has a structure including a metal first film disposed above and on the metallization, and a metal second film disposed above and on the metal first film, wherein the metal first film has at least one of a hardness or a corrosion potential that is greater than at least one of the hardness or corrosion potential of the metal second film; and
passing a test current through the test probe, wherein the test current experiences an ohmic resistance in a range from about 0.5 Ω to about 4 Ω.
19. The method according toclaim 18, wherein the metal first film includes Ni and the metal second film includes Au, or the metal first film includes Ti and the metal second film includes Al.
20. The method according toclaim 18, wherein the ohmic resistance is in a range from about 1 Ω to about 3 Ω.
21. The method according toclaim 18, wherein the test probe tip penetrates the metal second film and stops before penetrating the metal first film.
22. The method according toclaim 18, following passing a test current, further including:
first bonding a first bond wire to the metal second film.
23. The method according toclaim 18, following passing a test current, further including:
first bonding a first bond wire to the metal second film;
removing the first bond wire; and
second bonding a second bond wire to the metal second film.
US10/818,0812002-01-162004-04-05Wire-bond process flow for copper metal-six, structures achieved thereby, and testing methodAbandonedUS20040192019A1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US10/818,081US20040192019A1 (en)2002-01-162004-04-05Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US10/052,089US6715663B2 (en)2002-01-162002-01-16Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method
US10/818,081US20040192019A1 (en)2002-01-162004-04-05Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US10/052,089DivisionUS6715663B2 (en)2002-01-162002-01-16Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method

Publications (1)

Publication NumberPublication Date
US20040192019A1true US20040192019A1 (en)2004-09-30

Family

ID=21975393

Family Applications (2)

Application NumberTitlePriority DateFiling Date
US10/052,089Expired - LifetimeUS6715663B2 (en)2002-01-162002-01-16Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method
US10/818,081AbandonedUS20040192019A1 (en)2002-01-162004-04-05Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method

Family Applications Before (1)

Application NumberTitlePriority DateFiling Date
US10/052,089Expired - LifetimeUS6715663B2 (en)2002-01-162002-01-16Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method

Country Status (1)

CountryLink
US (2)US6715663B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20070048932A1 (en)*2005-09-012007-03-01Micron Technology, Inc.Semiconductor constructions comprising conductive structures, and methods of forming conductive structures
US20160265115A1 (en)*2012-07-132016-09-15Toyo Kohan Co., Ltd.Method of electroless gold plating

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6911067B2 (en)*2003-01-102005-06-28Blue29, LlcSolution composition and method for electroless deposition of coatings free of alkali metals
US6797312B2 (en)*2003-01-212004-09-28Mattson Technology, Inc.Electroless plating solution and process
US20070172691A1 (en)*2004-02-042007-07-26Yosi Shacham-DiamondElectroless coating methods for depositing silver-tungsten coatings, kits and products
US7098128B2 (en)*2004-09-012006-08-29Micron Technology, Inc.Method for filling electrically different features
US20060097400A1 (en)*2004-11-032006-05-11Texas Instruments IncorporatedSubstrate via pad structure providing reliable connectivity in array package devices
WO2006053166A1 (en)*2004-11-122006-05-18Bristol-Myers Squibb Company8h-imidazo[4,5-d]thiazolo[4,5-b]pyridine based tricyclic compounds and pharmaceutical compositions comprising same
US20080003698A1 (en)*2006-06-282008-01-03Park Chang-MinFilm having soft magnetic properties
US20120122311A1 (en)*2006-09-212012-05-17Chun-Pin ChenMetal layer formation method for diode chips/wafers
US8293587B2 (en)*2007-10-112012-10-23International Business Machines CorporationMultilayer pillar for reduced stress interconnect and method of making same
US7829450B2 (en)*2007-11-072010-11-09Infineon Technologies AgMethod of processing a contact pad, method of manufacturing a contact pad, and integrated circuit element
US20120001336A1 (en)*2010-07-022012-01-05Texas Instruments IncorporatedCorrosion-resistant copper-to-aluminum bonds
US8791712B2 (en)2012-02-022014-07-29International Business Machines Corporation3-dimensional integrated circuit testing using MEMS switches with tungsten cone contacts
US9865673B2 (en)*2015-03-242018-01-09International Business Machines CorporationHigh resistivity soft magnetic material for miniaturized power converter

Citations (35)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5060051A (en)*1986-12-121991-10-22Kabushiki Kaisha ToshibaSemiconductor device having improved electrode pad structure
US5268072A (en)*1992-08-311993-12-07International Business Machines CorporationEtching processes for avoiding edge stress in semiconductor chip solder bumps
US5308686A (en)*1990-12-281994-05-03Nippondenso Co., Ltd.Substrate having a multiple metal protected conductive layer and method of manufacturing the same
US5367195A (en)*1993-01-081994-11-22International Business Machines CorporationStructure and method for a superbarrier to prevent diffusion between a noble and a non-noble metal
US5436412A (en)*1992-10-301995-07-25International Business Machines CorporationInterconnect structure having improved metallization
US5538920A (en)*1993-11-051996-07-23Casio Computer Co., Ltd.Method of fabricating semiconductor device
US5629564A (en)*1994-06-281997-05-13International Business Machines CorporationElectroplated solder terminal
US5661081A (en)*1994-09-301997-08-26United Microelectronics CorporationMethod of bonding an aluminum wire to an intergrated circuit bond pad
US6075290A (en)*1998-02-262000-06-13National Semiconductor CorporationSurface mount die: wafer level chip-scale package and process for making the same
US6085962A (en)*1997-09-082000-07-11Micron Technology, Inc.Wire bond monitoring system for layered packages
US6144100A (en)*1997-06-052000-11-07Texas Instruments IncorporatedIntegrated circuit with bonding layer over active circuitry
US6163075A (en)*1998-05-262000-12-19Nec CorporationMultilayer wiring structure and semiconductor device having the same, and manufacturing method therefor
US6162652A (en)*1997-12-312000-12-19Intel CorporationProcess for sort testing C4 bumped wafers
US6180505B1 (en)*1999-01-072001-01-30International Business Machines CorporationProcess for forming a copper-containing film
US6268642B1 (en)*1999-04-262001-07-31United Microelectronics Corp.Wafer level package
US6301121B1 (en)*1999-04-052001-10-09Paul T. LinDirect-chip-attach (DCA) multiple chip module (MCM) with repair-chip ready site to simplify assembling and testing process
US20010030363A1 (en)*2000-03-032001-10-18Dinesh ChopraConductive connection forming methods, oxidation reducing methods, and integrated circuits formed thereby
US6335104B1 (en)*2000-02-222002-01-01International Business Machines CorporationMethod for preparing a conductive pad for electrical connection and conductive pad formed
US6362531B1 (en)*2000-05-042002-03-26International Business Machines CorporationRecessed bond pad
US6424036B1 (en)*1998-09-172002-07-23Nec CorporationSemiconductor device and method for manufacturing the same
US20020111009A1 (en)*2001-02-152002-08-15Megic CorporationReliable metal bumps on top of I/O pads after removal of test probe marks
US6445001B2 (en)*1996-06-122002-09-03Kabushiki Kaisha ToshibaSemiconductor device with flip-chip structure and method of manufacturing the same
US6457234B1 (en)*1999-05-142002-10-01International Business Machines CorporationProcess for manufacturing self-aligned corrosion stop for copper C4 and wirebond
US6521996B1 (en)*2000-06-302003-02-18Intel CorporationBall limiting metallurgy for input/outputs and methods of fabrication
US20030036256A1 (en)*2000-07-072003-02-20Efland Taylor R.Integrated circuit with bonding layer over active circuitry
US6534863B2 (en)*2001-02-092003-03-18International Business Machines CorporationCommon ball-limiting metallurgy for I/O sites
US6544880B1 (en)*1999-06-142003-04-08Micron Technology, Inc.Method of improving copper interconnects of semiconductor devices for bonding
US6545355B2 (en)*1998-05-222003-04-08Sony CorporationSemiconductor device and method of fabricating the same
US20030075804A1 (en)*2001-10-182003-04-24Intel CorporationWirebond structure and method to connect to a microelectronic die
US6605874B2 (en)*2001-12-192003-08-12Intel CorporationMethod of making semiconductor device using an interconnect
US20040038073A1 (en)*2001-12-192004-02-26Chebiam Ramanan V.Electroless plating bath composition and method of using
US6705512B2 (en)*2000-07-182004-03-16Chartered Semiconductor Manufacturing Ltd.Method of application of conductive cap-layer in flip-chip, cob, and micro metal bonding
US6798050B1 (en)*1999-09-222004-09-28Kabushiki Kaisha ToshibaSemiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US20040188824A1 (en)*1997-12-182004-09-30Salman AkramSemiconductor interconnect having laser machined contacts
US20050062170A1 (en)*2003-09-182005-03-24International Business Machines CorporationMethod of forming a bond pad on an I/C chip and resulting structure

Patent Citations (39)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5060051A (en)*1986-12-121991-10-22Kabushiki Kaisha ToshibaSemiconductor device having improved electrode pad structure
US5308686A (en)*1990-12-281994-05-03Nippondenso Co., Ltd.Substrate having a multiple metal protected conductive layer and method of manufacturing the same
US5268072A (en)*1992-08-311993-12-07International Business Machines CorporationEtching processes for avoiding edge stress in semiconductor chip solder bumps
US5436412A (en)*1992-10-301995-07-25International Business Machines CorporationInterconnect structure having improved metallization
US5367195A (en)*1993-01-081994-11-22International Business Machines CorporationStructure and method for a superbarrier to prevent diffusion between a noble and a non-noble metal
US5538920A (en)*1993-11-051996-07-23Casio Computer Co., Ltd.Method of fabricating semiconductor device
US5629564A (en)*1994-06-281997-05-13International Business Machines CorporationElectroplated solder terminal
US5661081A (en)*1994-09-301997-08-26United Microelectronics CorporationMethod of bonding an aluminum wire to an intergrated circuit bond pad
US5734200A (en)*1994-09-301998-03-31United Microelectronics CorporationPolycide bonding pad structure
US6445001B2 (en)*1996-06-122002-09-03Kabushiki Kaisha ToshibaSemiconductor device with flip-chip structure and method of manufacturing the same
US6144100A (en)*1997-06-052000-11-07Texas Instruments IncorporatedIntegrated circuit with bonding layer over active circuitry
US6085962A (en)*1997-09-082000-07-11Micron Technology, Inc.Wire bond monitoring system for layered packages
US20040188824A1 (en)*1997-12-182004-09-30Salman AkramSemiconductor interconnect having laser machined contacts
US6162652A (en)*1997-12-312000-12-19Intel CorporationProcess for sort testing C4 bumped wafers
US6075290A (en)*1998-02-262000-06-13National Semiconductor CorporationSurface mount die: wafer level chip-scale package and process for making the same
US6545355B2 (en)*1998-05-222003-04-08Sony CorporationSemiconductor device and method of fabricating the same
US6163075A (en)*1998-05-262000-12-19Nec CorporationMultilayer wiring structure and semiconductor device having the same, and manufacturing method therefor
US6424036B1 (en)*1998-09-172002-07-23Nec CorporationSemiconductor device and method for manufacturing the same
US6180505B1 (en)*1999-01-072001-01-30International Business Machines CorporationProcess for forming a copper-containing film
US20010000416A1 (en)*1999-01-072001-04-26Uzoh Cyprian E.Copper wire-bonding pad
US6274935B2 (en)*1999-01-072001-08-14International Business Machines CorporationCopper wire-bonding pad
US6301121B1 (en)*1999-04-052001-10-09Paul T. LinDirect-chip-attach (DCA) multiple chip module (MCM) with repair-chip ready site to simplify assembling and testing process
US6268642B1 (en)*1999-04-262001-07-31United Microelectronics Corp.Wafer level package
US6457234B1 (en)*1999-05-142002-10-01International Business Machines CorporationProcess for manufacturing self-aligned corrosion stop for copper C4 and wirebond
US6544880B1 (en)*1999-06-142003-04-08Micron Technology, Inc.Method of improving copper interconnects of semiconductor devices for bonding
US6798050B1 (en)*1999-09-222004-09-28Kabushiki Kaisha ToshibaSemiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US6335104B1 (en)*2000-02-222002-01-01International Business Machines CorporationMethod for preparing a conductive pad for electrical connection and conductive pad formed
US20010030363A1 (en)*2000-03-032001-10-18Dinesh ChopraConductive connection forming methods, oxidation reducing methods, and integrated circuits formed thereby
US6362531B1 (en)*2000-05-042002-03-26International Business Machines CorporationRecessed bond pad
US6521996B1 (en)*2000-06-302003-02-18Intel CorporationBall limiting metallurgy for input/outputs and methods of fabrication
US20030036256A1 (en)*2000-07-072003-02-20Efland Taylor R.Integrated circuit with bonding layer over active circuitry
US6705512B2 (en)*2000-07-182004-03-16Chartered Semiconductor Manufacturing Ltd.Method of application of conductive cap-layer in flip-chip, cob, and micro metal bonding
US6534863B2 (en)*2001-02-092003-03-18International Business Machines CorporationCommon ball-limiting metallurgy for I/O sites
US20020111009A1 (en)*2001-02-152002-08-15Megic CorporationReliable metal bumps on top of I/O pads after removal of test probe marks
US20030075804A1 (en)*2001-10-182003-04-24Intel CorporationWirebond structure and method to connect to a microelectronic die
US6605874B2 (en)*2001-12-192003-08-12Intel CorporationMethod of making semiconductor device using an interconnect
US20040038073A1 (en)*2001-12-192004-02-26Chebiam Ramanan V.Electroless plating bath composition and method of using
US20050062170A1 (en)*2003-09-182005-03-24International Business Machines CorporationMethod of forming a bond pad on an I/C chip and resulting structure
US6995475B2 (en)*2003-09-182006-02-07International Business Machines CorporationI/C chip suitable for wire bonding

Cited By (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20070048932A1 (en)*2005-09-012007-03-01Micron Technology, Inc.Semiconductor constructions comprising conductive structures, and methods of forming conductive structures
US7666776B2 (en)*2005-09-012010-02-23Micron Technology, Inc.Methods of forming conductive structures
US20160265115A1 (en)*2012-07-132016-09-15Toyo Kohan Co., Ltd.Method of electroless gold plating
US20160265114A1 (en)*2012-07-132016-09-15Toyo Kohan Co., Ltd.Gold plate coated material
US10006125B2 (en)*2012-07-132018-06-26Toyo Kohan Co., Ltd.Gold plate coated material

Also Published As

Publication numberPublication date
US6715663B2 (en)2004-04-06
US20030132766A1 (en)2003-07-17

Similar Documents

PublicationPublication DateTitle
US6715663B2 (en)Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method
US6972152B2 (en)Use of direct gold surface finish on a copper wire-bond substrate, methods of making same, and methods of testing same
US6335104B1 (en)Method for preparing a conductive pad for electrical connection and conductive pad formed
US6616967B1 (en)Method to achieve continuous hydrogen saturation in sparingly used electroless nickel plating process
US7320935B2 (en)Semiconductor device using an interconnect
TWI460074B (en) Ni-P/Pd stacking for stress reduction on bondable wafer surfaces
TWI230428B (en)Self-aligned corrosion stop for copper C4 and wirebond
JP3065508B2 (en) Selective etching of TiW for C4 production
US6015505A (en)Process improvements for titanium-tungsten etching in the presence of electroplated C4's
CN100408202C (en) Electroless Plating Solutions and Methods
US6784088B2 (en)Method to selectively cap interconnects with indium or tin bronzes and/or oxides thereof and the interconnect so capped
KR101512490B1 (en) Bump lower conductive layer composition for etching and method for forming conductive bump structure using the same
US20060170114A1 (en)Novel method for copper wafer wire bonding
KR102641047B1 (en)CONDUCTIVE BUMP, ELECTRONIC COMPONENT, AND ELECTROLESS Pt PLATING BATH
JP2004200273A (en)Process for fabricating semiconductor device
CN111492093B (en) Semiconductor wafer and method of manufacturing the same
JPH09316650A (en) Activation treatment liquid and etching liquid for electroless nickel plating, and method for manufacturing semiconductor device
JP7170849B2 (en) Semiconductor device and its manufacturing method
JP4758470B2 (en) Method for forming protruding electrode and displacement gold plating solution
JP2003332341A (en)Semiconductor device and manufacturing method thereof

Legal Events

DateCodeTitleDescription
STCBInformation on status: application discontinuation

Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION


[8]ページ先頭

©2009-2025 Movatter.jp