Movatterモバイル変換


[0]ホーム

URL:


US20030215568A1 - Method for filling a wafer through-via with a conductive material - Google Patents

Method for filling a wafer through-via with a conductive material
Download PDF

Info

Publication number
US20030215568A1
US20030215568A1US10/436,645US43664503AUS2003215568A1US 20030215568 A1US20030215568 A1US 20030215568A1US 43664503 AUS43664503 AUS 43664503AUS 2003215568 A1US2003215568 A1US 2003215568A1
Authority
US
United States
Prior art keywords
conductive material
silicon wafer
filling
mounting substrate
interconnect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/436,645
Inventor
David Hembree
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology IncfiledCriticalMicron Technology Inc
Priority to US10/436,645priorityCriticalpatent/US20030215568A1/en
Publication of US20030215568A1publicationCriticalpatent/US20030215568A1/en
Abandonedlegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Abstract

A method for filling a via formed through a silicon wafer is disclosed. The method entails mounting the silicon wafer on a mounting substrate and depositing either molten or solid balls of a conductive material into the via. The deposited conductive material may be reflowed to provide electrical contact with other components on the surface of wafer.

Description

Claims (53)

What is claimed is:
1. A process for filling a with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface, with at least one via extending therethrough from the first surface to the second surface;
mounting the silicon wafer to a mounting substrate;
positioning a device for depositing balls of molten material in line with the via; and
extruding a liquid conductive material through the device for depositing balls of molten material such that the conductive material fills the via to form a conductive via.
2. The process for filling a via ofclaim 1 wherein the silicon wafer has a thickness of at least about 6 mil.
3. The process for filling a via ofclaim 1, wherein the via has a diameter of at least about 10 micrometers.
4. The process for filling a via ofclaim 1, wherein the via has a diameter up to about 15 mil.
5. The process for filling a via ofclaim 1, wherein the via has a diameter up to about 6 mil.
6. The process for filling a via ofclaim 1, wherein the device for depositing balls of molten material comprises a piezoelectric pressure inducer.
7. The process for filling a via ofclaim 1, wherein the conductive material comprises solder or a conductive polymer.
8. The process for filling a via ofclaim 1, wherein the solder is an alloy selected from the group consisting of about 95% Pb/5% Sn, about 60% Pb/40% Sn, about 63% In/37% Sn and about 62% Pb/36% Sn/2% Ag.
9. The process for filling a via ofclaim 1, further comprising, after the step of extruding the conductive material, the step of:
reflowing the conductive material to fill the via.
10. A process for filling a via with a conductive material, the process comprising the steps of:
providing a silicon wafer with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned such that the through-via is located in line with the cavity;
positioning a solder jet nozzle in line with the through-via; and
extruding a liquid conductive material through the solder jet nozzle such that the conductive material fills the through-via and the cavity in the mounting substrate to form a conductive via.
11. The process for filling a through-via ofclaim 10 wherein the silicon wafer has a thickness of at least about 28 mil.
12. The process for filling a through-via ofclaim 10 wherein the solder jet nozzle comprises a piezoelectric pressure inducer.
13. The process for filling a through-via ofclaim 10 further comprising the step of:
reflowing the conductive material to fill the via.
14. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, the mounting substrate comprising a circuit substrate having at least one interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the interconnect;
positioning a device for depositing balls of molten material in line with the through-via; and
extruding a liquid conductive material through the device for depositing balls of molten material such that the conductive material fills the through-via in electrical contact with the interconnect.
15. The process for filling a through-via ofclaim 14 wherein the silicon wafer has a thickness of at least about 6 mil.
16. The process for filling a through-via ofclaim 14 wherein the solder jet nozzle comprises a piezoelectric pressure inducer.
17. The process for filling a via ofclaim 14, further comprising, after the step of extruding the conductive material, the step of:
reflowing the conductive material to fill the via.
18. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface, the first surface comprising at least one first interconnect with at least one via;
mounting the silicon wafer onto a surface of a mounting substrate, such that the second surface of the wafer is in contact with the mounting substrate;
positioning a device for depositing balls of molten material in line with the through-via;
extruding a liquid conductive material through the device for depositing balls of molten material such that the conductive material fills the through-via to form a conductive via in electrical contact with the first interconnect.
19. The process for filling a through-via ofclaim 18 wherein the silicon wafer has a thickness of at least about 6 mil.
20. The process for filling a through-via ofclaim 18 wherein the solder jet nozzle comprises a piezoelectric pressure inducer.
21. The process for filling a via ofclaim 18, further comprising, after the step of extruding the conductive material, the step of:
reflowing the conductive material to fill the via.
22. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface generally opposed to each other with at least one through-via, wherein the first surface comprises an electrical interconnect;
mounting the silicon wafer onto a surface of a mounting substrate such that the second surface of the silicon wafer is in contact with the surface of the mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned such that the through-via is located in line with the cavity;
positioning a device for depositing balls of molten material in line with the through-via; and
extruding a liquid conductive material through the solder jet nozzle such that the conductive material fills both the through-via and the cavity in the mounting substrate and the conductive material wets the interconnect to form a conductive via.
23. The process for filling a through-via ofclaim 22 wherein the silicon wafer has a thickness of at least about 6 mil.
24. The process for filling a through-via ofclaim 22 wherein the solder jet nozzle comprises a piezoelectric pressure inducer.
25. The process for filling a via ofclaim 22, further comprising, after the step of extruding the conductive material, the step of:
reflowing the conductive material to fill the via.
26. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface generally opposed to each other, the first surface comprising at least one first interconnect with at least one through-via extending therethrough from the first surface to the second surface;
mounting the silicon wafer onto a surface of a mounting substrate, such that the second surface of the wafer is in contact, the mounting substrate comprising a circuit substrate the mounting substrate surface having at least one second interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the second interconnect;
positioning a device for depositing balls of molten material in line with the through-via;
extruding a liquid conductive material through the device for depositing balls of molten material such that the conductive material fills the via to form a conductive via in electrical contact with the first interconnect and the second interconnect.
27. The process for filling a through-via ofclaim 26 wherein the silicon wafer has a thickness of at least about 6 mil.
28. The process for filling a through-via ofclaim 26 wherein the solder jet nozzle comprises a piezoelectric pressure inducer.
29. The process for filling a via ofclaim 26, further comprising, after the step of extruding the conductive material, the step of:
reflowing the conductive material to fill the via.
30. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface, with at least one via extending therethrough from the first surface to the second surface;
mounting the silicon wafer to a mounting substrate;
providing a multiplicity of conductive material balls one or more discrete portions of a conductive material;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via to form a conductive via.
31. The process for filling a through-via ofclaim 30 wherein the silicon wafer has a thickness of at least about 6 mil.
32. The process for filling a through-via ofclaim 30 wherein the through-via has a diameter of at least about 10 micrometers.
33. The process for filling a through-via ofclaim 30 wherein the via has a diameter up to about 15 mil.
34. The process for filling a through-via ofclaim 31 wherein the via has a size up to about 6 mil.
35. The process for filling a through-via ofclaim 30 wherein the conductive material comprises solder or a conductive polymer.
36. The process for filling a through-via ofclaim 30 wherein the solder is an alloy selected from the group consisting of about 95% Pb/5% Sn, about 60% Pb/40% Sn, about 63% In/37% Sn and about 62% Pb/36% Sn/2% Ag.
37. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned such that the through-via is located in line with the cavity;
said cavity optionally may be presented partially filled with conductive material;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via to form a conductive via.
38. The process for filling a through-via ofclaim 37 wherein the silicon wafer has a thickness of at least about 6 mil.
39. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface generally opposed to each other, the first surface comprising at least one first interconnect with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, such that the second surface of the wafer is in contact with the surface of the mounting substrate, the mounting substrate comprising a circuit substrate the mounting substrate surface having at least one second interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the second interconnect;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via such that the conductive material fills the through-via to form a conductive via in electrical contact with the first interconnect and the second interconnect.
40. The process for filling a through-via ofclaim 39 wherein the silicon wafer has a thickness of at least about 6 mil.
41. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned such that the through-via is located in line with the cavity;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via such that the conductive material fills the through-via and the cavity in the mounting substrate to form a conductive via.
42. The process for filling a through-via ofclaim 41 wherein the silicon wafer has a thickness of at least about 6 mil.
43. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface generally opposed to each other with at least one through-via, wherein the first surface comprises an electrical interconnect;
mounting the silicon wafer onto a surface of a mounting substrate such that the second surface of the silicon wafer is in contact with the surface of the mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned such that the through-via is located in line with the cavity;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via such that the conductive material fills both the through-via and the cavity in the mounting substrate and the conductive material wets the interconnect to form a conductive via.
44. The process for filling a through-via ofclaim 43 wherein the silicon wafer has a thickness of at least about 6 mil.
45. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate the mounting substrate comprising a circuit substrate, the mounting substrate surface having at least one interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the interconnect;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via such that the conductive material fills the through-via in electrical contact with the interconnect.
46. The process for filling a through-via ofclaim 45 wherein the silicon wafer has a thickness of at least about 6 mil.
47. A process for filling a through-via with a conductive material, the process comprising the steps of:
providing a silicon wafer having a first surface and a second surface generally opposed to each other, the first surface comprising at least one first interconnect with at least one through-via;
mounting the silicon wafer onto a surface of a mounting substrate, such that the second surface of the wafer is in contact, the mounting substrate comprising a circuit substrate the mounting substrate surface having at least one second interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the second interconnect;
providing a multiplicity of conductive material balls;
depositing conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and
reflowing the conductive material in the through-via such that the conductive material fills the through-via to form a conductive via in electrical contact with the first interconnect and the second interconnect.
48. The process for filling a through-via ofclaim 47 wherein the silicon wafer has a thickness of at least about 6 mil.
49. An assembly for testing silicon wafers comprising:
a silicon wafer comprising a first surface and a second surface generally opposed to each other the first surface comprising at least one interconnect the wafer having at least one through-via extending from the first surface to the second surface, the through-via being completely filled with a conductive material, wherein the interconnect is electrically connected to the through-via;
a testing circuit comprising at least one contact pad; wherein the wafer is mounted on the testing circuit such that the second surface of the wafer abuts the surface of the testing circuit having the contact pad wherein the contact pad is an electrical connection with the conductive material of the through-via.
50. The testing apparatus ofclaim 49 wherein the wafer is at least about 6 mil thick.
51. The assembly ofclaim 49 wherein the interconnect and the through-via are electrically connected by means of a metallized trace.
52. The assembly ofclaim 51 wherein the metallized trace is an aluminum or copper trace.
53. The assembly ofclaim 49 wherein the second surface of the wafer further comprises metallized traces or pads that act as capture pads.
US10/436,6452000-08-312003-05-13Method for filling a wafer through-via with a conductive materialAbandonedUS20030215568A1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
US10/436,645US20030215568A1 (en)2000-08-312003-05-13Method for filling a wafer through-via with a conductive material

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US09/653,173US6589594B1 (en)2000-08-312000-08-31Method for filling a wafer through-via with a conductive material
US10/436,645US20030215568A1 (en)2000-08-312003-05-13Method for filling a wafer through-via with a conductive material

Related Parent Applications (1)

Application NumberTitlePriority DateFiling Date
US09/653,173ContinuationUS6589594B1 (en)2000-08-312000-08-31Method for filling a wafer through-via with a conductive material

Publications (1)

Publication NumberPublication Date
US20030215568A1true US20030215568A1 (en)2003-11-20

Family

ID=24619781

Family Applications (3)

Application NumberTitlePriority DateFiling Date
US09/653,173Expired - Fee RelatedUS6589594B1 (en)2000-08-312000-08-31Method for filling a wafer through-via with a conductive material
US10/253,788Expired - Fee RelatedUS6850084B2 (en)2000-08-312002-09-24Assembly for testing silicon wafers which have a through-via
US10/436,645AbandonedUS20030215568A1 (en)2000-08-312003-05-13Method for filling a wafer through-via with a conductive material

Family Applications Before (2)

Application NumberTitlePriority DateFiling Date
US09/653,173Expired - Fee RelatedUS6589594B1 (en)2000-08-312000-08-31Method for filling a wafer through-via with a conductive material
US10/253,788Expired - Fee RelatedUS6850084B2 (en)2000-08-312002-09-24Assembly for testing silicon wafers which have a through-via

Country Status (1)

CountryLink
US (3)US6589594B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20020084306A1 (en)*2000-05-312002-07-04Lee Bruce W.Etched hole-fill stand-off
US20080057691A1 (en)*2006-08-292008-03-06Dando Ross SMethods and systems for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum
US20090308645A1 (en)*2008-06-172009-12-17Samsung Electro-Mechanics Co., Ltd.Printed circuit board and manufacturing method thereof
US20150364402A1 (en)*2012-06-222015-12-17Infineon Technologies AgMonitor Structures and Methods of Formation Thereof

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH10275966A (en)*1997-01-301998-10-13Ibiden Co LtdPrinted-wiring board and its manufacture
US6833613B1 (en)1997-12-182004-12-21Micron Technology, Inc.Stacked semiconductor package having laser machined contacts
US6589594B1 (en)*2000-08-312003-07-08Micron Technology, Inc.Method for filling a wafer through-via with a conductive material
DE10055742B4 (en)*2000-11-102006-05-11Schwarz Pharma Ag New polyesters, processes for their preparation and depot dosage forms prepared from the polyesters
US6737113B2 (en)*2001-01-102004-05-183M Innovative Properties CompanyMethod for improving the uniformity of a wet coating on a substrate using pick-and-place devices
JP2002251705A (en)*2001-02-162002-09-06Internatl Business Mach Corp <Ibm>Solder ball disposing device, solder ball reflow device, and solder ball joining device
DE10132567B4 (en)*2001-07-102005-03-31Pac Tech - Packaging Technologies Gmbh Method and apparatus for applying a solder to a substrate
DE10145420B4 (en)*2001-09-142005-02-24Smart Pac Gmbh Technology Services Process for producing a solder joint
JP2003157949A (en)*2001-11-262003-05-30Yazaki Corp How to connect FPC
US6811892B2 (en)*2002-08-222004-11-02Delphi Technologies, Inc.Lead-based solder alloys containing copper
EP1609206B1 (en)*2003-03-042010-07-28Rohm and Haas Electronic Materials, L.L.C.Coaxial waveguide microstructures and methods of formation thereof
JP4357189B2 (en)*2003-03-072009-11-04株式会社リコー Semiconductor device manufacturing apparatus and semiconductor device manufacturing method
US6972480B2 (en)*2003-06-162005-12-06Shellcase Ltd.Methods and apparatus for packaging integrated circuit devices
US7071012B2 (en)*2003-07-052006-07-04Micron Technology, Inc.Methods relating to the reconstruction of semiconductor wafers for wafer-level processing
US8143095B2 (en)*2005-03-222012-03-27Tessera, Inc.Sequential fabrication of vertical conductive interconnects in capped chips
US7250363B2 (en)*2005-05-092007-07-31International Business Machines CorporationAligned dummy metal fill and hole shapes
WO2007052396A1 (en)*2005-10-312007-05-10Sharp Kabushiki KaishaMultilayer wiring board and method for manufacturing multilayer wiring board
US7946470B2 (en)*2005-12-302011-05-24Semx CorporationMethod for depositing solder material on an electronic component part using separators
US7936062B2 (en)2006-01-232011-05-03Tessera Technologies Ireland LimitedWafer level chip packaging
US7589390B2 (en)*2006-03-102009-09-15Teledyne Technologies, IncorporatedShielded through-via
US7656256B2 (en)2006-12-302010-02-02Nuvotronics, PLLCThree-dimensional microstructures having an embedded support member with an aperture therein and method of formation thereof
US8604605B2 (en)*2007-01-052013-12-10Invensas Corp.Microelectronic assembly with multi-layer support structure
US7804175B2 (en)*2007-01-312010-09-28Hewlett-Packard Development Company, L.P.Semiconductor structures including conductive vias continuously extending therethrough and methods of making the same
KR101472134B1 (en)2007-03-202014-12-15누보트로닉스, 엘.엘.씨 Coaxial transmission line microstructure and method of forming the same
US7755174B2 (en)2007-03-202010-07-13Nuvotonics, LLCIntegrated electronic components and methods of formation thereof
US8143631B2 (en)2008-03-062012-03-27Metrospec Technology LlcLayered structure for use with high power light emitting diode systems
US8851356B1 (en)2008-02-142014-10-07Metrospec Technology, L.L.C.Flexible circuit board interconnection and methods
US11266014B2 (en)2008-02-142022-03-01Metrospec Technology, L.L.C.LED lighting systems and method
US8007286B1 (en)2008-03-182011-08-30Metrospec Technology, LlcCircuit boards interconnected by overlapping plated through holes portions
US10334735B2 (en)2008-02-142019-06-25Metrospec Technology, L.L.C.LED lighting systems and methods
US8410720B2 (en)2008-04-072013-04-02Metrospec Technology, LLC.Solid state lighting circuit and controls
DE102009054068A1 (en)*2009-11-202011-05-26Epcos Ag Solder material for fixing an outer electrode in a piezoelectric component and piezoelectric component with a solder material
US20110123783A1 (en)2009-11-232011-05-26David SherrerMultilayer build processses and devices thereof
KR101917052B1 (en)*2010-01-222019-01-30누보트로닉스, 인크.Thermal management
US8917150B2 (en)*2010-01-222014-12-23Nuvotronics, LlcWaveguide balun having waveguide structures disposed over a ground plane and having probes located in channels
US8728873B2 (en)*2010-09-102014-05-20Infineon Technologies AgMethods for filling a contact hole in a chip package arrangement and chip package arrangements
US8912047B2 (en)*2011-05-182014-12-16Infineon Technologies AgMethod for producing a metal layer on a substrate and device
US8866300B1 (en)2011-06-052014-10-21Nuvotronics, LlcDevices and methods for solder flow control in three-dimensional microstructures
US8814601B1 (en)*2011-06-062014-08-26Nuvotronics, LlcBatch fabricated microconnectors
WO2013010108A1 (en)2011-07-132013-01-17Nuvotronics, LlcMethods of fabricating electronic and mechanical structures
US8724832B2 (en)2011-08-302014-05-13Qualcomm Mems Technologies, Inc.Piezoelectric microphone fabricated on glass
US8824706B2 (en)2011-08-302014-09-02Qualcomm Mems Technologies, Inc.Piezoelectric microphone fabricated on glass
JP5800778B2 (en)2011-11-252015-10-28三菱電機株式会社 Bonding method and semiconductor device manufacturing method
US8811636B2 (en)2011-11-292014-08-19Qualcomm Mems Technologies, Inc.Microspeaker with piezoelectric, metal and dielectric membrane
GB2502319A (en)*2012-05-242013-11-27Imp Innovations LtdFilling vias during TSV fabrication
US9515217B2 (en)*2012-11-052016-12-06Solexel, Inc.Monolithically isled back contact back junction solar cells
US9325044B2 (en)2013-01-262016-04-26Nuvotronics, Inc.Multi-layer digital elliptic filter and method
US9306255B1 (en)2013-03-152016-04-05Nuvotronics, Inc.Microstructure including microstructural waveguide elements and/or IC chips that are mechanically interconnected to each other
US9306254B1 (en)2013-03-152016-04-05Nuvotronics, Inc.Substrate-free mechanical interconnection of electronic sub-systems using a spring configuration
JP6275411B2 (en)*2013-08-092018-02-07三菱重工業株式会社 Brazing method
US10310009B2 (en)2014-01-172019-06-04Nuvotronics, IncWafer scale test interface unit and contactors
US10847469B2 (en)2016-04-262020-11-24Cubic CorporationCTE compensation for wafer-level and chip-scale packages and assemblies
EP3224899A4 (en)2014-12-032018-08-22Nuvotronics, Inc.Systems and methods for manufacturing stacked circuits and transmission lines
US10593562B2 (en)2015-04-022020-03-17Samtec, Inc.Method for creating through-connected vias and conductors on a substrate
US20180005887A1 (en)*2016-06-302018-01-04International Business Machines CorporationThrough-silicon via with injection molded fill
EP3542396A4 (en)2016-11-182020-06-17Samtec Inc.Filling materials and methods of filling through holes of a substrate
EP4481811A3 (en)*2016-12-232025-02-26Board Of Regents, The University Of Texas SystemHeterogeneous integration of components onto compact devices using moiré based metrology and vacuum based pick-and-place
US10319654B1 (en)2017-12-012019-06-11Cubic CorporationIntegrated chip scale packages
WO2019191621A1 (en)*2018-03-302019-10-03Samtec, Inc.Electrically conductive vias and methods for producing same
US10849200B2 (en)2018-09-282020-11-24Metrospec Technology, L.L.C.Solid state lighting circuit with current bias and method of controlling thereof
US12100647B2 (en)2019-09-302024-09-24Samtec, Inc.Electrically conductive vias and methods for producing same
US20230187337A1 (en)*2021-12-142023-06-15Karumbu MeyyappanFlexible liquid metal connection device and method

Citations (26)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3998662A (en)*1975-12-311976-12-21General Electric CompanyMigration of fine lines for bodies of semiconductor materials having a (100) planar orientation of a major surface
US4348253A (en)*1981-11-121982-09-07Rca CorporationMethod for fabricating via holes in a semiconductor wafer
US4462534A (en)*1981-12-291984-07-31International Business Machines CorporationMethod of bonding connecting pins to the eyelets of conductors formed on a ceramic substrate
US4830264A (en)*1986-10-081989-05-16International Business Machines CorporationMethod of forming solder terminals for a pinless ceramic module
US5088639A (en)*1991-01-251992-02-18Motorola, Inc.Soldering process
US5275330A (en)*1993-04-121994-01-04International Business Machines Corp.Solder ball connect pad-on-via assembly process
US5454161A (en)*1993-04-291995-10-03Fujitsu LimitedThrough hole interconnect substrate fabrication process
US5571375A (en)*1991-08-201996-11-05Dainippon Screen Mfg. Co., Ltd.Method of removing native oxide film from a contact hole on silicon wafer
US5583073A (en)*1995-01-051996-12-10National Science CouncilMethod for producing electroless barrier layer and solder bump on chip
US5744285A (en)*1996-07-181998-04-28E. I. Du Pont De Nemours And CompanyComposition and process for filling vias
US5788143A (en)*1992-04-081998-08-04International Business Machines CorporationSolder particle deposition
US5915977A (en)*1997-06-021999-06-29Micron Technology, Inc.System and interconnect for making temporary electrical connections with bumped semiconductor components
US5925414A (en)*1996-11-201999-07-20International Business CorprationNozzle and method for extruding conductive paste into high aspect ratio openings
US5952840A (en)*1996-12-311999-09-14Micron Technology, Inc.Apparatus for testing semiconductor wafers
US5973396A (en)*1996-02-161999-10-26Micron Technology, Inc.Surface mount IC using silicon vias in an area array format or same size as die array
US5983011A (en)*1997-01-291999-11-09Nec CorporationMethod of simulating a profile of sputter deposition which covers a contact hole formed on a semiconductor wafer
US6033488A (en)*1996-11-052000-03-07Samsung Electronics Co., Ltd.Solder alloy
US6054761A (en)*1998-12-012000-04-25Fujitsu LimitedMulti-layer circuit substrates and electrical assemblies having conductive composition connectors
US6082605A (en)*1997-12-122000-07-04Micron Technology, Inc.Continuous mode solder jet apparatus
US6095398A (en)*1997-06-022000-08-01Nec CorporationSolder ball arrangement device
US6107109A (en)*1997-12-182000-08-22Micron Technology, Inc.Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
US6114187A (en)*1997-01-112000-09-05Microfab Technologies, Inc.Method for preparing a chip scale package and product produced by the method
US6114240A (en)*1997-12-182000-09-05Micron Technology, Inc.Method for fabricating semiconductor components using focused laser beam
US6404061B1 (en)*1999-02-262002-06-11Rohm Co., Ltd.Semiconductor device and semiconductor chip
US6489675B1 (en)*1999-04-132002-12-03Infineon Technologies AgOptical semiconductor component with an optically transparent protective layer
US6589594B1 (en)*2000-08-312003-07-08Micron Technology, Inc.Method for filling a wafer through-via with a conductive material

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US3998662A (en)*1975-12-311976-12-21General Electric CompanyMigration of fine lines for bodies of semiconductor materials having a (100) planar orientation of a major surface
US4348253A (en)*1981-11-121982-09-07Rca CorporationMethod for fabricating via holes in a semiconductor wafer
US4462534A (en)*1981-12-291984-07-31International Business Machines CorporationMethod of bonding connecting pins to the eyelets of conductors formed on a ceramic substrate
US4830264A (en)*1986-10-081989-05-16International Business Machines CorporationMethod of forming solder terminals for a pinless ceramic module
US5088639A (en)*1991-01-251992-02-18Motorola, Inc.Soldering process
US5571375A (en)*1991-08-201996-11-05Dainippon Screen Mfg. Co., Ltd.Method of removing native oxide film from a contact hole on silicon wafer
US5788143A (en)*1992-04-081998-08-04International Business Machines CorporationSolder particle deposition
US5275330A (en)*1993-04-121994-01-04International Business Machines Corp.Solder ball connect pad-on-via assembly process
US5454161A (en)*1993-04-291995-10-03Fujitsu LimitedThrough hole interconnect substrate fabrication process
US5583073A (en)*1995-01-051996-12-10National Science CouncilMethod for producing electroless barrier layer and solder bump on chip
US5973396A (en)*1996-02-161999-10-26Micron Technology, Inc.Surface mount IC using silicon vias in an area array format or same size as die array
US5744285A (en)*1996-07-181998-04-28E. I. Du Pont De Nemours And CompanyComposition and process for filling vias
US6033488A (en)*1996-11-052000-03-07Samsung Electronics Co., Ltd.Solder alloy
US5925414A (en)*1996-11-201999-07-20International Business CorprationNozzle and method for extruding conductive paste into high aspect ratio openings
US5952840A (en)*1996-12-311999-09-14Micron Technology, Inc.Apparatus for testing semiconductor wafers
US6114187A (en)*1997-01-112000-09-05Microfab Technologies, Inc.Method for preparing a chip scale package and product produced by the method
US5983011A (en)*1997-01-291999-11-09Nec CorporationMethod of simulating a profile of sputter deposition which covers a contact hole formed on a semiconductor wafer
US6095398A (en)*1997-06-022000-08-01Nec CorporationSolder ball arrangement device
US5915977A (en)*1997-06-021999-06-29Micron Technology, Inc.System and interconnect for making temporary electrical connections with bumped semiconductor components
US6082605A (en)*1997-12-122000-07-04Micron Technology, Inc.Continuous mode solder jet apparatus
US6107109A (en)*1997-12-182000-08-22Micron Technology, Inc.Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
US6114240A (en)*1997-12-182000-09-05Micron Technology, Inc.Method for fabricating semiconductor components using focused laser beam
US6294837B1 (en)*1997-12-182001-09-25Micron Technology, Inc.Semiconductor interconnect having laser machined contacts
US6400172B1 (en)*1997-12-182002-06-04Micron Technology, Inc.Semiconductor components having lasered machined conductive vias
US6054761A (en)*1998-12-012000-04-25Fujitsu LimitedMulti-layer circuit substrates and electrical assemblies having conductive composition connectors
US6404061B1 (en)*1999-02-262002-06-11Rohm Co., Ltd.Semiconductor device and semiconductor chip
US6489675B1 (en)*1999-04-132002-12-03Infineon Technologies AgOptical semiconductor component with an optically transparent protective layer
US6589594B1 (en)*2000-08-312003-07-08Micron Technology, Inc.Method for filling a wafer through-via with a conductive material

Cited By (9)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20020084306A1 (en)*2000-05-312002-07-04Lee Bruce W.Etched hole-fill stand-off
US6995321B2 (en)*2000-05-312006-02-07Honeywell Advanced CircuitsEtched hole-fill stand-off
US20080057691A1 (en)*2006-08-292008-03-06Dando Ross SMethods and systems for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum
US7560371B2 (en)2006-08-292009-07-14Micron Technology, Inc.Methods for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum
US20090308645A1 (en)*2008-06-172009-12-17Samsung Electro-Mechanics Co., Ltd.Printed circuit board and manufacturing method thereof
US20150364402A1 (en)*2012-06-222015-12-17Infineon Technologies AgMonitor Structures and Methods of Formation Thereof
US9530720B2 (en)*2012-06-222016-12-27Infineon Technologies AgMonitor structures and methods of formation thereof
US20170069554A1 (en)*2012-06-222017-03-09Infineon Technologies AgMonitor Structures and Methods of Formation Thereof
US10014230B2 (en)*2012-06-222018-07-03Infineon Technologies AgMonitor structures and methods of formation thereof

Also Published As

Publication numberPublication date
US20030017687A1 (en)2003-01-23
US6589594B1 (en)2003-07-08
US6850084B2 (en)2005-02-01

Similar Documents

PublicationPublication DateTitle
US6589594B1 (en)Method for filling a wafer through-via with a conductive material
US6319751B1 (en)Bumpless flip chip assembly with solder via
US6153940A (en)Core metal soldering knob flip-chip technology
EP0263222B1 (en)Method of forming solder terminals for a pinless ceramic module
JP4401386B2 (en) Solder bump forming method and semiconductor element mounting method
US6307160B1 (en)High-strength solder interconnect for copper/electroless nickel/immersion gold metallization solder pad and method
US6165885A (en)Method of making components with solder balls
US5275330A (en)Solder ball connect pad-on-via assembly process
US6798072B2 (en)Flip chip assembly structure for semiconductor device and method of assembling therefor
KR101027179B1 (en) Method of Mounting Semiconductor Component on Circuit Board
US8012866B2 (en)Method of bonding semiconductor devices utilizing solder balls
US11112570B2 (en)Fabrication method of high aspect ratio solder bumping with stud bump and injection molded solder, and flip chip joining with the solder bump
US20020076910A1 (en)High density electronic interconnection
JP3194553B2 (en) Method for manufacturing semiconductor device
US6657313B1 (en)Dielectric interposer for chip to substrate soldering
US6781065B1 (en)Solder-coated articles useful for substrate attachment
KR20020044577A (en)Advanced flip-chip join package
US6402012B1 (en)Method for forming solder bumps using a solder jetting device
EP0263221A1 (en)Method of forming solder bumps on metal contact pads of a substrate
JP3304854B2 (en) Solder bump formation method
JPH1079403A (en) Semiconductor device and manufacturing method thereof
JP2000100868A (en) Semiconductor device and method of manufacturing the same
JPH11126863A (en)Wiring board and production thereof
JPH11251351A (en)Manufacture of bump structure
Zakel et al.Laser Solder Jetting in Advanced Packaging

Legal Events

DateCodeTitleDescription
STCBInformation on status: application discontinuation

Free format text:ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION


[8]ページ先頭

©2009-2025 Movatter.jp