US20030151421A1 - Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus - Google Patents
Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatusDownload PDFInfo
- Publication number
- US20030151421A1 US20030151421A1US10/355,558US35555803AUS2003151421A1US 20030151421 A1US20030151421 A1US 20030151421A1US 35555803 AUS35555803 AUS 35555803AUS 2003151421 A1US2003151421 A1US 2003151421A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuits
- substrate
- circuitry
- probing device
- probing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2865—Holding devices, e.g. chucks; Handlers or transport devices
- G01R31/2867—Handlers or transport devices, e.g. loaders, carriers, trays
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2868—Complete testing stations; systems; procedures; software aspects
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
- G01R31/2874—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to temperature
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
- G01R31/318511—Wafer Test
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31912—Tester/user interface
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70466—Multiple exposures, e.g. combination of fine and coarse exposures, double patterning or multiple exposures for printing a single feature
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70653—Metrology techniques
- G03F7/70658—Electrical testing
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67138—Apparatus for wiring semiconductor or solid state device
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67706—Mechanical details, e.g. roller, belt
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0652—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0655—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next to each other
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G01R1/07314—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2806—Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13452—Conductors connecting driver circuitry and terminals of panels
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7565—Means for transporting the components to be connected
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01038—Strontium [Sr]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present inventionrelates to test equipment and more particularly to equipment for probing, testing, burn-in, repairing, programming and binning of integrated circuits.
- a probe cardis a connector that provides a mechanical means for making a temporary contact to the contact pads on an IC for the purpose of testing the IC.
- the probe cardmay contact only a single die, but it may typically contact as many as eight or more dice if the dice consist of memory ICs..
- a dietypically consists of one IC; however, it may include a plurality of ICs.
- Conventional probe cardsdo not provide the capability of contacting all the dice on a wafer at once.
- An ICis typically burned-in and speed-graded prior to its use or sale. Burn-in of circuit devices requires many hours of testing the devices under stressing temperature and electrical conditions. An IC is burned-in to lower the possibility that it will fail after it is inserted into an electronic assembly such as a Multi-Chip Module (MCM) or printed circuit board (PCB) of other ICs. Burn-in of an IC is performed typically after the IC is in packaged form. Burn-in fixtures for processing a die before packaging, so called bare die burn-in, are beginning to become available. Whether an IC is in packaged form or in die form, a separate piece of equipment is used to burn-in an IC. After an IC has been burned-in, it is speed-graded or binned using automatic test equipment. Binning is a process that sorts ICs according to their performance characteristics.
- an ICWhen an IC is in wafer form, and it contains shorts that disrupt the functionality of the IC, it may be repaired by removing portions of a deposited layer (e.g., a polysilicon layer or an aluminum metal layer). A laser cutting machine is typically used to perform the circuit repair. If an IC is a memory circuit array, yet another machine is required to program the memory circuit array by fusing or anti-fusing circuits within the memory circuit array. Subsequent to repair of an IC, the IC must be tested again.
- a deposited layere.g., a polysilicon layer or an aluminum metal layer.
- the present inventionprovides a single gas tight system that can perform multi-functions including reducing the thickness of oxides on contact pads and probing, testing, burn in, repairing, programming, marking and binning of integrated circuits.
- a system according to one embodiment of the present inventionincludes: (a) a gas tight chamber having (1) one or a plurality of modules each having a holding fixture, a wafer, a probing device, other processing device such as a die inking or repairing device, an electronic circuit board, and a thermal control device, (2) a gas source for supplying non-oxidizing gases such as nitrogen and hydrogen into the chamber, (3) a handler for moving the wafers and the probing or other processing devices, and (b) a computer coupled to the chamber for controlling and communicating with the handler, the temperature control devices, the holding fixtures, the probing and other processing devices.
- a holding fixtureholds a wafer having integrated circuits and aligns the wafer to a probing device or other processing device.
- An integrated circuithas a plurality of conductive contact portions, typically referred to as contact, I/O or bond pads, that are couplable to probe points of the probing device.
- a temperature control deviceis used to heat the wafer during an oxide reduction process. When hydrogen is present in the chamber and the wafer is heated, the oxides on the wafer combine with hydrogen to form water vapor, thus reducing the thickness of the oxides. The temperature control device may also be used to heat or cool the wafer during burn-in of the wafer.
- a probing devicecan have multiple probe points or a single probe point.
- the probing devicecan be a full-wafer probing device having active switching logic circuits to allow controlled access to each of the integrated circuits on a after, and optionally, generate some or all of the test signals required for testing the die.
- the computercan generate a computer database with the various status information for every circuit processed by wafer and on-wafer site location.
- the databasecan provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers to allow adjustments to be made to the manufacturing process.
- processing steps that are slowly going out of specification and affecting product qualitycan be corrected.
- the capability of near-real time adjustments to the manufacturing processwill allow savings by reducing the number of products that do not satisfy specifications.
- the present inventionallows a single semiconductor test and circuit configuration machine to perform any or all of the following: (a) reducing the thickness of oxides on contact pads of integrated circuits on a wafer by supplying a first non-oxidizing gas such as nitrogen into the chamber, heating the contact pads, and supplying a second non-oxidizing gas such as hydrogen into the chamber so that the oxides can combine with hydrogen to form water vapor, (b) probing the contact pads using a probing device, (c) testing the functionality of the integrated circuits, (d) burning-in the integrated circuits for a predetermined period of time over a predetermined range of temperature with predetermined temperature rate of change and electrical conditions, (e) generating test vector data and analyzing data collected from the integrated circuits, (f) repairing the integrated circuits, (g) programming the integrated circuits by fusing or antifusing specific circuits within the integrated circuits, (h) marking or printing on the wafer, (i) binning the integrated circuits according to their performance characteristics, and (j) collection of the following: (
- FIG. 1is a multi-functional semiconductor test and circuit configuration system according to the present invention.
- FIG. 2is one of the modules shown in FIG. 1.
- FIG. 3is a wafer having a plurality of integrated circuits.
- FIG. 4is a flow chart illustrating the steps of reducing the thickness of oxide films on the contact pads of the integrated circuits and the steps of testing, burning-in, configuring and binning the integrated circuits according to the present invention.
- FIG. 5is a detailed block diagram of the computer shown in FIG. 1 according to one embodiment of the present invention.
- the present inventionprovides methods and apparatus for performing testing, burn-in, repairing, programming, and binning of integrated circuits in a closed environment using a single piece of equipment.
- numerous specific detailsare set forth such as particular hardware configurations and a flow chart to provide a thorough understanding of the present invention. It will be appreciated, however, by one having ordinary skill in the art that the present invention may be practiced without such specific details. In other instances, well-known structures and methods are not described to avoid obscuring the present invention unnecessarily.
- System 5which is a cluster tool, is presented according to one embodiment of the present invention.
- System 5includes a chamber 10 and a computer 30 .
- Chamber 10includes a plurality of modules 14 a - 14 e for processing wafers, a handler 12 for moving wafers and probing devices, and a wafer cassette 22 for holding a plurality of wafers.
- the present inventionmay be used to process other substrates even though the specific details set forth the processing of a semiconductor wafer.
- Other substrates, circuit substrate types, or substrate assemblies that the present invention can processare Multi-Chip Module and flat panel display substrates which may be made from various materials such as AlN, SiC, quartz, glass or diamond.
- Chamber 10 shown in FIG. 1includes a plurality of modules. Although five modules are shown in FIG. 1, chamber 10 may include more modules or fewer modules. Since a wafer cassette usually holds twenty-five wafers, a chamber can be made to include twenty-five modules for processing twenty-five wafers simultaneously. It should be noted that each of the modules may perform the same function (or functions). For instance, all of the modules may perform functional testing, burn-in and repairing of ICs in the same sequence and at the same time. On the other hand, the modules may perform different functions. For example, while module 14 a performs a functional test, module 14 b may perform programming of ICs. Moreover, the modules can also perform each function independently and in any order, such as performing a test function without burn-in processing or performing a test function both before and after other processing steps.
- Chamber 10may be a closed system or an open system. When chamber 10 is a closed system, chamber 10 is a gas tight system, not allowing gas molecules to move across the chamber boundary 24 .
- the pressure inside chamber 10may be more than, at, or less than atmospheric pressure.
- chamber 10includes a gas source 20 wherein gas source 20 can introduce non-oxidizing gases such as nitrogen and hydrogen into chamber 10 . As will be described later, having a non-oxidizing environment is beneficial in forming good contacts between probing devices and the contact pads of integrated circuits.
- each module in chamber 10can be in a separate gas-tight closed environment.
- each modulewould have doors to close off and isolate the atmosphere and temperature of the module and each module could contain a separate gas source.
- one modulecan contain nitrogen and hydrogen to reduce the thickness of metal oxide films, while another module may contain only nitrogen to perform another function such as a functionality test on an IC.
- Handler 12 in FIG. 1can be a robotic system that moves wafers between wafer cassette 22 and the holding fixtures or between the holding fixtures and changes the probing devices when the type of wafer is changed. Handler 12 has the capability to move multiple wafers simultaneously. It should be noted that a module can be manually loaded with a wafer instead of using the handler 12 .
- FIG. 2presents a module 14 a .sup. 1 .
- Module 14 a .sup. 1is identical to module 14 a of FIG. 1 except that module 14 a .sup. 1 contains a gas source 50 . Since modules 14 a - 14 e are identical, no separate description is provided for modules 14 a - 14 e .
- Module 14 a .sup. 1 in FIG. 2includes a probing device 42 having probe points 44 for probing contact pads on wafer 40 and circuitry 50 which is coupled to an electronic circuit board 18 a .
- a holding fixture 16 ahas a plurality of vacuum holes for pulling down wafer 40 onto holding fixture 16 a and a thermal control device 48 for controlling the temperature of the substrate 40 .
- Module 14 a .sup. 1also includes a gas source 50 for introducing non-oxidizing gases into module 14 a .sup. 1 .
- Wafer 40includes a plurality of integrated circuits (ICs) 64 a - 64 l as shown in FIG. 3. Each IC includes a plurality of conductive contact portions such as contact pads 66 (not all are shown in FIG. 3). Conductive contact portions are not limited to contact pads, and they may include various types of metal portions that are exposed on a wafer. Conductive contact portions are usually made of aluminum. However, they may be made from various other types of metal. ICs on wafer 40 may be of different sizes, and the contact pads may be also of different sizes. Wafer 40 in FIG. 2 may represent a full wafer as shown in FIG. 3 or a partial wafer. In the preferred embodiment, wafer 40 is a whole wafer. Wafer 40 may be a silicon wafer, GaAs wafer, or any other semiconductor wafer. It should be noted that wafer 40 may include only simple circuits wherein the circuits may be passive circuits, active circuits or metal lines.
- probing device 42may contain a single probe point, a small number of probe points (5-40) or a large number of probe points (approximately 100,000 to 500,000 or more).
- probing device 42is a full-wafer probing device.
- U.S. Pat. Nos. 5,103,557 and 5,323,035 issued to this inventordisclose how a full-wafer probing device can be fabricated.
- a full-wafer probing devicehas the capability to contact all of the contact pads on a wafer at once. The number of probe contact points that may be required in such wafer probing device can exceed 100,000 points. As shown in U.S. Pat. No.
- a full-wafer probing devicecan also include a circuitry that allows each die of a wafer to be individually tested and/or isolated if it is faulty. This is shown as circuitry 50 in FIG. 2. Also, U.S. Pat. No. 5,354,695 discloses a fabrication process for making an intelligent probing device through the use of membrane circuits. IC circuitry 50 also provides the means to reduce the number of electronic signal connections to and from the probing device to a number that is approximately the same as the number of signals associated with each die and not the number of connections equal the number of dice on a wafer times the signals per die. When IC circuitry 50 incorporates active circuit switching logic, it provides a controlled access to each die on a wafer.
- IC circuitry 50 of probing device 42is connected to electronic circuit board 18 a which is coupled to computer 30 in FIG. 1.
- Electronic circuit board 18 ais used as a common mechanical and an electrical interface between probing device 42 and computer 30 so that probing device 42 can receive control signals from computer 30 and send data signals to computer 30 .
- chamber 10 of FIG. 1can contain one electronic circuit board for all the probing devices instead of having one electronic circuit board for each probing device as shown in FIG. 2.
- Probing device 42has probe points 44 and IC circuitry 50 that are specific for a wafer being tested.
- a probing devicecan be changed with another by handler 12 in FIG. 1 when the type of wafer is changed.
- probing device 42can incorporate active device switching circuitry such as transistors on the electronic circuit boards, probing device 42 could also only incorporate passive circuit elements such as resistors, inductors, and capacitors. In the latter embodiment, there would be a reduction in the complexity of fabrication of probing devices but an increase in the number of I/O interconnections from probing devices to the supporting control circuitry. With the former embodiment of the probing devices, higher at-speed tests can be performed as there is no concern for degradation of signal integrity due to the constraints of path propagation and signal bandwidth. The incorporation of active device switching circuitry into probing devices would create intelligent and programmable probing devices.
- holding fixture 16 ais used to hold wafer 40 and align wafer 40 to probing device 42 .
- Holding fixture 16 aincludes a vacuum source 46 having a plurality of vacuum holes to hold wafer 40 firmly against holding fixture 16 a and temperature control device 48 for heating or cooling wafer 40 .
- Holding fixture 16 ais controlled by computer 30 in FIG. 1.
- computer 30sends control signals to vacuum source 46 to apply vacuum to pull down wafer 40 against holding fixture 16 a , and at the completion of testing, repairing or programming of the ICs on wafer 40 , vacuum source 46 may be turned off so that wafer 40 can be released from holding fixture 16 a.
- Temperature control device 48is also controlled by computer 30 . To burning wafer 40 or to remove oxide from the contact pads of wafer 40 , computer 30 sends control signals to temperature control device 48 to control the temperature of the wafer 40 . Computer 30 controls and monitors the temperature of wafer 40 so that it is changed to predetermined temperatures for a predetermined period of time. The rate at which the temperature of wafer 40 is changed can also be controlled by computer 30 through the use of temperature control device 48 . In FIG. 2, temperature control device 48 is embedded in holding fixture 16 a to control the temperature of wafer 40 . However, wafer 40 can be heated by radiation or by some type of ion beams.
- Focused ion beamscan be used to heat only a portion of wafer 40 or only a specific contact pad on wafer 40 .
- Temperature control device 48can also be used to reduce the temperature of wafer 40 for cases where the operation of all the circuits on a substrate may have a combined thermal energy generation exceeding the desired burn-in temperature or for situations where simulation of a low temperature environment is desired. For temperatures lower than 25 degree C., where moisture condensation can result on substrates, the use of a gas tight system as described above would be preferred such that most of the water content is removed.
- Computer 30also controls the movement of holding fixture 16 a so that it can be aligned to probing device 42 .
- probing device 42can be moved to align probing device 42 to wafer 40 .
- computer 30controls turning on and off vacuum source 46 , the movement of holding fixture 16 a and the temperature of temperature control device 48 , such functions can be performed manually.
- computer 30sends control signals to probe points 44 of probing device 42 through electronic circuit board 18 a and IC circuitry 50 .
- ICs on wafer 40generate data signals in response to the control signals, and the data signals are sent back to computer 30 so that computer 30 can analyze the data signals and determine the functionality of each IC on wafer 40 .
- computer 30sends control signals to heat or cool wafer 40 to specific temperatures for a predetermined period of time and electrical signals to probe points 44 of probing device 42 so that the ICs on wafer 40 can be tested while they are stressed under certain temperature and electrical conditions.
- the ICs on wafer 40generate data signals which are sent to computer 30 to analyze and determine which ICs pass the burn-in test.
- computer 30analyzes the data obtained from the ICs on wafer 40 and provides new control signals to probe points 44 either to repair the ICs on wafer 40 and/or to program the ICs by fusing or anti-fusing circuits within the ICs as is done with memory circuits. For example, to repair a circuit, computer 30 can provide control signals to probing device 42 so that high voltage or current can be provided between the appropriate probe points to open up a conducting path or conducting paths.
- This repairing schemeis used in many areas including, but not limited to, removing shorts created by manufacturing defects, disabling or enabling a portion of a circuit, isolating a portion of a circuit, and attaching a spare or redundant sub-circuit replacing a sub-circuit that has been detached from a main circuit.
- computer 30sends control signals based on the data collected from each IC on wafer 40 .
- IC circuitry 50 of probing device 42configures the probe points to enable direct programming of fuses or anti-fuses through the probe points.
- a Read Only memory circuit arrayis typically a programmable read only memory (PROM) or a programmable logic array (PLA).
- the present inventionallows a single semiconductor test and circuit configuration system to perform any or all of the following functions: (a) reducing the thickness of oxide films, (b) performing functionality tests on integrated circuits, (c) performing burn-in tests on ICs, (d) repairing the circuits, (e) programming fuses or anti-fuses, (f) binning the ICs that have been tested, and (g) collection of a database for immediate feedback to the manufacturing process.
- the present inventioncan be used to reduce the thickness of oxide films on contact pads of ICs.
- a typical IC contact padis made of aluminum, and it naturally forms a 25 .ANG. to 40 .ANG. oxide film on the surface of the contact pad soon after the contact pad is exposed to oxygen.
- This oxide filmoptionally can be penetrated by a piercing probe point as described in U.S. Pat. No. 5,323,035 in order to achieve a low resistance contact between a probing point and the contact pad.
- a non-oxidizing gassuch as nitrogen is introduced to flood chamber 10 and to purge the chamber of oxygen.
- the temperature of the waferis changed to a specific temperature appropriate for the metal of the contact pads, and a few percent by volume of hydrogen is introduced over the surface of the wafer so that the oxide films can be converted into water vapor when they are combined with hydrogen.
- the oxide filmsmay be completely removed from the contact pads, or at least the thickness of the oxide films will be reduced by this process.
- Nitrogenis a preferred non-oxidizing gas, and there may be other gases such as argon that may be used in chamber 10 .
- the present inventioncan be used for functional testing of integrated circuits. After the oxide films on the contact pads have been removed or reduced in thickness, or subsequently are to be pierced, the probing points of the probing device come into contact with the contact pads on the wafer. Computer 30 controls the functional testing of the ICs on the wafer. Computer 30 supplies the control signals, receives data signals back from the probing points, and analyzes the data to determine which ICs are functional on the wafer.
- the present inventioncan also perform burn-in of integrated circuits.
- burn-inthe integrated circuits on the wafers are tested for a predetermined period of time over a range of predetermined temperature and electrical conditions to produce burn-in data which is transmitted to computer 30 for analysis.
- computer 30can analyze the data and bin or speed-grade the integrated circuits according to their individually determined maximum performance.
- the present inventioncan also be used to repair the circuits.
- Computer 30can supply appropriate control signals to the probe points of the probing device so that appropriate voltage or current can be applied between the probe points to electrically isolate defective portion of an IC or electrically connect spare circuit portions of an IC with the use of fuse and anti-fuse circuit devices. Under appropriate circumstance, arbitrary shorts in a circuit may be opened if probe points are positioned anticipating such short failure condition.
- the present inventionprovides a means for programming PROM, EEPROM or PLA circuits.
- the programming doneis typically to pre-set or store binary values in non-volatile memories such as PROM or EEPROM.
- Small non-volatile memories in microprocessor circuitsmay also be programmed with serial numbers or version numbers, and configuration or operational parameters that have been generated by test/burn-in processing.
- Logic products with non-volatile memorymay also be programmed such as PLA's or FPLA's.
- the present inventioncan also verify and test the capabilities of the circuits after it has been programmed.
- computer 30can supply control signals to the probe points so that the probe points can apply appropriate charges to the circuits within the memory circuits.
- the ICscan be re-tested for their functionality or burned-in after the circuits are repaired and/or programmed.
- the binning processcan be performed after a functionality test, burn-in or circuit configuration.
- the present inventionprovides a means for generating a computer database with the various status information for every circuit processed.
- This databasecan be used in subsequent processing steps by the present invention, such as in the repairing or programming steps.
- One important aspect of the databaseis that it can provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers. Presently, such information is only partially available after packaging is completed, typically several weeks later.
- the present inventionwould make the availability of this information timely enough to allow adjustments to be made to the manufacturing process so that processing steps that are slowly going out of specification and affecting product quality can be corrected.
- the capability of near-real time adjustments to the manufacturing processwill allow savings by reducing the number of products that do not satisfy specifications.
- FIG. 4presents a flow chart illustrating a typical process flow of the present invention.
- a wafer cassette having a plurality of wafersis inserted into the chamber.
- the chamberis closed.
- the wafersare loaded into the individual modules using handler 12 in FIG. 1.
- a non-oxidizing gassuch as nitrogen is introduced into chamber 10 to flood the chamber and purge the chamber of oxygen and moisture.
- the wafersare heated.
- a few percent by volume of hydrogenis introduced over the surfaces of the wafers.
- the oxide films on the contact pads of the wafersare removed or reduced in thickness when the oxides combine with hydrogen.
- step 96hydrogen is stopped from flowing into chamber 10 , but nitrogen continues to be supplied to chamber 10 to maintain a nitrogen environment in chamber 10 .
- the ICsare probed for a functionality test and/or electrical burn-in.
- circuit configurationcan be performed to either repair the circuits and/or to program the circuits if the circuits are non-volatile memory circuits.
- step 102the ICs on the wafers can be re-tested for their functionality.
- computer 30 in FIG. 1can analyze the data obtained from the ICs and bin the ICs according to their performance characteristics.
- the wafersare unloaded from the holding fixtures and placed into the wafer cassette.
- the chamberis opened to take the wafer cassette out from the chamber.
- FIG. 5shows a computer system that may be utilized as computer 30 in FIG. 1 in accordance with the present invention.
- a computer host 1000includes a memory 1008 and a central processor 1002 .
- Memory 1008 and central processor 1002are those typically found in most general purpose computers and almost all special purpose computers. In fact, these devices contained within computer host 1000 are intended to be representative of the broad category of data processors and memory. Many commercially available computers having different capabilities may be utilized in the present invention. It will be appreciated that although computer 30 may include various other components described below, it may only need computer host 1000 to control the elements in chamber 10 .
- a system bus 1016is provided for communicating information to and from computer host 1000 and the electronics in chamber 10 to allow control and the transfer of data.
- System bus 1016can also be used to connect computer host 1000 to other components.
- a display device 1010 utilized with the computer system of the present inventionmay be a liquid crystal device, cathode ray tube or other display device suitable for creating graphic images and/or alphanumeric characters recognizable to a user.
- the computer systemmay also include an alphanumeric input device 1012 including alphanumeric and function keys coupled to bus 1016 for communicating information and command selections to central processor 1002 , and a cursor control device 1018 coupled to bus 1016 for communicating user input information and command selections to central processor 1002 based on a user's hand movement.
- Cursor control device 1018allows the user to dynamically signal the two-dimensional movement of the visual symbol (or cursor) on a display screen of display device 1010 .
- cursor control device 1018Many implementations of cursor control device 1018 are known in the art, including a track ball, mouse, pen, joystick or special keys on the alphanumeric input device 1012 , all capable of signaling movement in a given direction or manner of displacement.
- the computer system of FIG. 5also includes an interface device 1019 coupled to bus 1016 for communicating information to and from the computer system.
- Interface device 1019may be coupled to a microphone, a speaker, a network system, other memory devices, other computers, etc.
- a data storage device 1017such as a magnetic disk or optical disk drive, which may be communicatively coupled with bus 1016 , for storing data and instructions.
- the computer system of FIG. 5may also include a printer for outputting data.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Engineering & Computer Science (AREA)
- Environmental & Geological Engineering (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Geometry (AREA)
- Human Computer Interaction (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
- Wire Bonding (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This is a continuation of application Ser. No. 09/946,552 filed Sept. 6, 2001, which is a divisional of application Ser. No. 08/474,489 filed Jun. 7, 1995, now U.S. Pat. No. 6,288,561, which is a continuation-in-part of application Ser. No. 08/055,439 filed Apr. 30, 1993, now U.S. Pat. No. 5,451,489, which is a division of application Ser. No. 07/775,324 filed Oct. 11, 1991, now U.S. Pat. No. 5,225,771, which is a division of application Ser. No. 07/482,135 filed Feb. 16, 1990, now U.S. Pat. No. 5,103,557, which is a continuation-in-part of application Ser. No. 07/194,596 filed May 16, 1988, now U.S. Pat. No. 4,924,589; and is also a continuation-in-part of application Ser. No. 08/315,905 filed Sept. 30, 1994, now U.S. Pat. No. 5,869,354 which is a division of application Ser. No. 07/865,412 filed Apr. 8, 1992, now U.S. Pat. No. 5,354,695 and is also a continuation-in-part of application Ser. No. 08/217,410, filed Mar. 24, 1994, now U.S. Pat. No. 5,453,404, which is a continuation of application Ser. No. 07/960,588, filed Oct. 13, 1992, now U.S. Pat. No. 5,323,035.[0001]
- 1. Field of the Invention[0002]
- The present invention relates to test equipment and more particularly to equipment for probing, testing, burn-in, repairing, programming and binning of integrated circuits.[0003]
- 2. Description of the Related Art[0004]
- In conventional semiconductor equipment technologies, separate pieces of equipment are required to test, burn-in, repair, program and bin integrated circuits (ICs). Integrated circuits that are in wafer form are tested or screened for packaging using a tungsten needle probe card, wafer positioning equipment called a prober and automatic test equipment (ATE) which supplies test signals to the probe card and determines the validity of any output signals. A probe card is a connector that provides a mechanical means for making a temporary contact to the contact pads on an IC for the purpose of testing the IC. The probe card may contact only a single die, but it may typically contact as many as eight or more dice if the dice consist of memory ICs.. A die typically consists of one IC; however, it may include a plurality of ICs. Conventional probe cards do not provide the capability of contacting all the dice on a wafer at once.[0005]
- An IC is typically burned-in and speed-graded prior to its use or sale. Burn-in of circuit devices requires many hours of testing the devices under stressing temperature and electrical conditions. An IC is burned-in to lower the possibility that it will fail after it is inserted into an electronic assembly such as a Multi-Chip Module (MCM) or printed circuit board (PCB) of other ICs. Burn-in of an IC is performed typically after the IC is in packaged form. Burn-in fixtures for processing a die before packaging, so called bare die burn-in, are beginning to become available. Whether an IC is in packaged form or in die form, a separate piece of equipment is used to burn-in an IC. After an IC has been burned-in, it is speed-graded or binned using automatic test equipment. Binning is a process that sorts ICs according to their performance characteristics.[0006]
- When an IC is in wafer form, and it contains shorts that disrupt the functionality of the IC, it may be repaired by removing portions of a deposited layer (e.g., a polysilicon layer or an aluminum metal layer). A laser cutting machine is typically used to perform the circuit repair. If an IC is a memory circuit array, yet another machine is required to program the memory circuit array by fusing or anti-fusing circuits within the memory circuit array. Subsequent to repair of an IC, the IC must be tested again.[0007]
- It would be advantageous, and is therefore an object of the present invention to provide a single piece of equipment that can perform all of the functions mentioned above that are previously done by separate pieces of equipment to reduce capital equipment expense and the number of steps required for IC burn-in, testing, repairing and/or programming.[0008]
- The present invention provides a single gas tight system that can perform multi-functions including reducing the thickness of oxides on contact pads and probing, testing, burn in, repairing, programming, marking and binning of integrated circuits. A system according to one embodiment of the present invention includes: (a) a gas tight chamber having (1) one or a plurality of modules each having a holding fixture, a wafer, a probing device, other processing device such as a die inking or repairing device, an electronic circuit board, and a thermal control device, (2) a gas source for supplying non-oxidizing gases such as nitrogen and hydrogen into the chamber, (3) a handler for moving the wafers and the probing or other processing devices, and (b) a computer coupled to the chamber for controlling and communicating with the handler, the temperature control devices, the holding fixtures, the probing and other processing devices.[0009]
- A holding fixture holds a wafer having integrated circuits and aligns the wafer to a probing device or other processing device. An integrated circuit has a plurality of conductive contact portions, typically referred to as contact, I/O or bond pads, that are couplable to probe points of the probing device. A temperature control device is used to heat the wafer during an oxide reduction process. When hydrogen is present in the chamber and the wafer is heated, the oxides on the wafer combine with hydrogen to form water vapor, thus reducing the thickness of the oxides. The temperature control device may also be used to heat or cool the wafer during burn-in of the wafer.[0010]
- A probing device can have multiple probe points or a single probe point. the probing device can be a full-wafer probing device having active switching logic circuits to allow controlled access to each of the integrated circuits on a after, and optionally, generate some or all of the test signals required for testing the die.[0011]
- The computer can generate a computer database with the various status information for every circuit processed by wafer and on-wafer site location. The database can provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers to allow adjustments to be made to the manufacturing process. By using the database, processing steps that are slowly going out of specification and affecting product quality can be corrected. Thus, the capability of near-real time adjustments to the manufacturing process will allow savings by reducing the number of products that do not satisfy specifications.[0012]
- The present invention allows a single semiconductor test and circuit configuration machine to perform any or all of the following: (a) reducing the thickness of oxides on contact pads of integrated circuits on a wafer by supplying a first non-oxidizing gas such as nitrogen into the chamber, heating the contact pads, and supplying a second non-oxidizing gas such as hydrogen into the chamber so that the oxides can combine with hydrogen to form water vapor, (b) probing the contact pads using a probing device, (c) testing the functionality of the integrated circuits, (d) burning-in the integrated circuits for a predetermined period of time over a predetermined range of temperature with predetermined temperature rate of change and electrical conditions, (e) generating test vector data and analyzing data collected from the integrated circuits, (f) repairing the integrated circuits, (g) programming the integrated circuits by fusing or antifusing specific circuits within the integrated circuits, (h) marking or printing on the wafer, (i) binning the integrated circuits according to their performance characteristics, and (j) collection of a database for immediate feedback to the manufacturing process.[0013]
- The objects, features and advantage of the present invention will be apparent from the following detailed description in which:[0014]
- FIG. 1 is a multi-functional semiconductor test and circuit configuration system according to the present invention.[0015]
- FIG. 2 is one of the modules shown in FIG. 1.[0016]
- FIG. 3 is a wafer having a plurality of integrated circuits.[0017]
- FIG. 4 is a flow chart illustrating the steps of reducing the thickness of oxide films on the contact pads of the integrated circuits and the steps of testing, burning-in, configuring and binning the integrated circuits according to the present invention.[0018]
- FIG. 5 is a detailed block diagram of the computer shown in FIG. 1 according to one embodiment of the present invention.[0019]
- The present invention provides methods and apparatus for performing testing, burn-in, repairing, programming, and binning of integrated circuits in a closed environment using a single piece of equipment. In the following detailed description, numerous specific details are set forth such as particular hardware configurations and a flow chart to provide a thorough understanding of the present invention. It will be appreciated, however, by one having ordinary skill in the art that the present invention may be practiced without such specific details. In other instances, well-known structures and methods are not described to avoid obscuring the present invention unnecessarily.[0020]
- Now referring to FIG. 1, a semiconductor test and[0021]
circuit configuration system 5, which is a cluster tool, is presented according to one embodiment of the present invention.System 5 includes achamber 10 and acomputer 30.Chamber 10 includes a plurality of modules14a-14efor processing wafers, ahandler 12 for moving wafers and probing devices, and awafer cassette 22 for holding a plurality of wafers. - It will be appreciated that the present invention may be used to process other substrates even though the specific details set forth the processing of a semiconductor wafer. Other substrates, circuit substrate types, or substrate assemblies that the present invention can process are Multi-Chip Module and flat panel display substrates which may be made from various materials such as AlN, SiC, quartz, glass or diamond.[0022]
- [0023]
Chamber 10 shown in FIG. 1 includes a plurality of modules. Although five modules are shown in FIG. 1,chamber 10 may include more modules or fewer modules. Since a wafer cassette usually holds twenty-five wafers, a chamber can be made to include twenty-five modules for processing twenty-five wafers simultaneously. It should be noted that each of the modules may perform the same function (or functions). For instance, all of the modules may perform functional testing, burn-in and repairing of ICs in the same sequence and at the same time. On the other hand, the modules may perform different functions. For example, whilemodule 14aperforms a functional test,module 14bmay perform programming of ICs. Moreover, the modules can also perform each function independently and in any order, such as performing a test function without burn-in processing or performing a test function both before and after other processing steps. - [0024]
Chamber 10 may be a closed system or an open system. Whenchamber 10 is a closed system,chamber 10 is a gas tight system, not allowing gas molecules to move across thechamber boundary 24. The pressure insidechamber 10 may be more than, at, or less than atmospheric pressure. In one embodiment,chamber 10 includes agas source 20 whereingas source 20 can introduce non-oxidizing gases such as nitrogen and hydrogen intochamber 10. As will be described later, having a non-oxidizing environment is beneficial in forming good contacts between probing devices and the contact pads of integrated circuits. - It will be appreciated that in another embodiment, each module in[0025]
chamber 10 can be in a separate gas-tight closed environment. In such a case, each module would have doors to close off and isolate the atmosphere and temperature of the module and each module could contain a separate gas source. For example, one module can contain nitrogen and hydrogen to reduce the thickness of metal oxide films, while another module may contain only nitrogen to perform another function such as a functionality test on an IC. - [0026]
Handler 12 in FIG. 1 can be a robotic system that moves wafers betweenwafer cassette 22 and the holding fixtures or between the holding fixtures and changes the probing devices when the type of wafer is changed.Handler 12 has the capability to move multiple wafers simultaneously. It should be noted that a module can be manually loaded with a wafer instead of using thehandler 12. - FIG. 2 presents a module[0027]14a.sup.1. Module14a.sup.1 is identical to
module 14aof FIG. 1 except that module14a.sup.1 contains agas source 50. Since modules14a-14eare identical, no separate description is provided for modules14a-14e. Module14a.sup.1 in FIG. 2 includes a probingdevice 42 having probe points44 for probing contact pads onwafer 40 andcircuitry 50 which is coupled to anelectronic circuit board 18a. A holdingfixture 16ahas a plurality of vacuum holes for pulling downwafer 40 onto holdingfixture 16aand athermal control device 48 for controlling the temperature of thesubstrate 40. Module14a.sup.1 also includes agas source 50 for introducing non-oxidizing gases into module14a.sup.1. - [0028]
Wafer 40 includes a plurality of integrated circuits (ICs)64a-64las shown in FIG. 3. Each IC includes a plurality of conductive contact portions such as contact pads66 (not all are shown in FIG. 3). Conductive contact portions are not limited to contact pads, and they may include various types of metal portions that are exposed on a wafer. Conductive contact portions are usually made of aluminum. However, they may be made from various other types of metal. ICs onwafer 40 may be of different sizes, and the contact pads may be also of different sizes.Wafer 40 in FIG. 2 may represent a full wafer as shown in FIG. 3 or a partial wafer. In the preferred embodiment,wafer 40 is a whole wafer.Wafer 40 may be a silicon wafer, GaAs wafer, or any other semiconductor wafer. It should be noted thatwafer 40 may include only simple circuits wherein the circuits may be passive circuits, active circuits or metal lines. - Continuing to refer to FIG. 2, probing[0029]
device 42 may contain a single probe point, a small number of probe points (5-40) or a large number of probe points (approximately 100,000 to 500,000 or more). In the preferred embodiment, probingdevice 42 is a full-wafer probing device. U.S. Pat. Nos. 5,103,557 and 5,323,035 issued to this inventor disclose how a full-wafer probing device can be fabricated. A full-wafer probing device has the capability to contact all of the contact pads on a wafer at once. The number of probe contact points that may be required in such wafer probing device can exceed 100,000 points. As shown in U.S. Pat. No. 5,103,557, a full-wafer probing device can also include a circuitry that allows each die of a wafer to be individually tested and/or isolated if it is faulty. This is shown ascircuitry 50 in FIG. 2. Also, U.S. Pat. No. 5,354,695 discloses a fabrication process for making an intelligent probing device through the use of membrane circuits.IC circuitry 50 also provides the means to reduce the number of electronic signal connections to and from the probing device to a number that is approximately the same as the number of signals associated with each die and not the number of connections equal the number of dice on a wafer times the signals per die. WhenIC circuitry 50 incorporates active circuit switching logic, it provides a controlled access to each die on a wafer. - [0030]
IC circuitry 50 of probingdevice 42 is connected toelectronic circuit board 18awhich is coupled tocomputer 30 in FIG. 1.Electronic circuit board 18ais used as a common mechanical and an electrical interface between probingdevice 42 andcomputer 30 so that probingdevice 42 can receive control signals fromcomputer 30 and send data signals tocomputer 30. In another embodiment,chamber 10 of FIG. 1 can contain one electronic circuit board for all the probing devices instead of having one electronic circuit board for each probing device as shown in FIG. 2. - Probing[0031]
device 42 has probe points44 andIC circuitry 50 that are specific for a wafer being tested. A probing device can be changed with another byhandler 12 in FIG. 1 when the type of wafer is changed. Although probingdevice 42 can incorporate active device switching circuitry such as transistors on the electronic circuit boards, probingdevice 42 could also only incorporate passive circuit elements such as resistors, inductors, and capacitors. In the latter embodiment, there would be a reduction in the complexity of fabrication of probing devices but an increase in the number of I/O interconnections from probing devices to the supporting control circuitry. With the former embodiment of the probing devices, higher at-speed tests can be performed as there is no concern for degradation of signal integrity due to the constraints of path propagation and signal bandwidth. The incorporation of active device switching circuitry into probing devices would create intelligent and programmable probing devices. - Still continuing to refer to FIG. 2, holding[0032]
fixture 16ais used to holdwafer 40 and alignwafer 40 to probingdevice 42. Holdingfixture 16aincludes avacuum source 46 having a plurality of vacuum holes to holdwafer 40 firmly against holdingfixture 16aandtemperature control device 48 for heating orcooling wafer 40. Holdingfixture 16ais controlled bycomputer 30 in FIG. 1. Whenwafer 40 is placed on holdingfixture 16a,computer 30 sends control signals to vacuumsource 46 to apply vacuum to pull downwafer 40 against holdingfixture 16a, and at the completion of testing, repairing or programming of the ICs onwafer 40,vacuum source 46 may be turned off so thatwafer 40 can be released from holdingfixture 16a. - [0033]
Temperature control device 48 is also controlled bycomputer 30. To burningwafer 40 or to remove oxide from the contact pads ofwafer 40,computer 30 sends control signals totemperature control device 48 to control the temperature of thewafer 40.Computer 30 controls and monitors the temperature ofwafer 40 so that it is changed to predetermined temperatures for a predetermined period of time. The rate at which the temperature ofwafer 40 is changed can also be controlled bycomputer 30 through the use oftemperature control device 48. In FIG. 2,temperature control device 48 is embedded in holdingfixture 16ato control the temperature ofwafer 40. However,wafer 40 can be heated by radiation or by some type of ion beams. Focused ion beams can be used to heat only a portion ofwafer 40 or only a specific contact pad onwafer 40.Temperature control device 48 can also be used to reduce the temperature ofwafer 40 for cases where the operation of all the circuits on a substrate may have a combined thermal energy generation exceeding the desired burn-in temperature or for situations where simulation of a low temperature environment is desired. For temperatures lower than 25 degree C., where moisture condensation can result on substrates, the use of a gas tight system as described above would be preferred such that most of the water content is removed. The common methods and apparatus used to control the temperature of a substrate is well-known in the art and thus is not discussed further.Computer 30 also controls the movement of holdingfixture 16aso that it can be aligned to probingdevice 42. The detailed description of alignment ofwafer 40 to probingdevice 42 is disclosed in U.S. Pat. Nos. 5,103,557 and 5,354,695, describing optical and electronic sensors, respectively. It should be noted that instead of moving holdingfixture 16a, probingdevice 42 can be moved to align probingdevice 42 towafer 40. Although, in the preferred embodiment,computer 30 controls turning on and offvacuum source 46, the movement of holdingfixture 16aand the temperature oftemperature control device 48, such functions can be performed manually. - During functional circuit testing,[0034]
computer 30 sends control signals to probepoints 44 of probingdevice 42 throughelectronic circuit board 18aandIC circuitry 50. ICs onwafer 40 generate data signals in response to the control signals, and the data signals are sent back tocomputer 30 so thatcomputer 30 can analyze the data signals and determine the functionality of each IC onwafer 40. - During burn-in,[0035]
computer 30 sends control signals to heat orcool wafer 40 to specific temperatures for a predetermined period of time and electrical signals to probepoints 44 of probingdevice 42 so that the ICs onwafer 40 can be tested while they are stressed under certain temperature and electrical conditions. The ICs onwafer 40 generate data signals which are sent tocomputer 30 to analyze and determine which ICs pass the burn-in test. - After a functional test or a burn-in test,[0036]
computer 30 analyzes the data obtained from the ICs onwafer 40 and provides new control signals to probepoints 44 either to repair the ICs onwafer 40 and/or to program the ICs by fusing or anti-fusing circuits within the ICs as is done with memory circuits. For example, to repair a circuit,computer 30 can provide control signals to probingdevice 42 so that high voltage or current can be provided between the appropriate probe points to open up a conducting path or conducting paths. This repairing scheme is used in many areas including, but not limited to, removing shorts created by manufacturing defects, disabling or enabling a portion of a circuit, isolating a portion of a circuit, and attaching a spare or redundant sub-circuit replacing a sub-circuit that has been detached from a main circuit. To program a memory circuit array,computer 30 sends control signals based on the data collected from each IC onwafer 40.IC circuitry 50 of probingdevice 42 configures the probe points to enable direct programming of fuses or anti-fuses through the probe points. A Read Only memory circuit array is typically a programmable read only memory (PROM) or a programmable logic array (PLA). - The present invention allows a single semiconductor test and circuit configuration system to perform any or all of the following functions: (a) reducing the thickness of oxide films, (b) performing functionality tests on integrated circuits, (c) performing burn-in tests on ICs, (d) repairing the circuits, (e) programming fuses or anti-fuses, (f) binning the ICs that have been tested, and (g) collection of a database for immediate feedback to the manufacturing process.[0037]
- First, the present invention can be used to reduce the thickness of oxide films on contact pads of ICs. A typical IC contact pad is made of aluminum, and it naturally forms a 25 .ANG. to 40 .ANG. oxide film on the surface of the contact pad soon after the contact pad is exposed to oxygen. This oxide film optionally can be penetrated by a piercing probe point as described in U.S. Pat. No. 5,323,035 in order to achieve a low resistance contact between a probing point and the contact pad. In operation, when a wafer is moved from[0038]
wafer cassette 22 onto a holdingfixture 16ainmodule 14a, a non-oxidizing gas such as nitrogen is introduced toflood chamber 10 and to purge the chamber of oxygen. Then the temperature of the wafer is changed to a specific temperature appropriate for the metal of the contact pads, and a few percent by volume of hydrogen is introduced over the surface of the wafer so that the oxide films can be converted into water vapor when they are combined with hydrogen. The oxide films may be completely removed from the contact pads, or at least the thickness of the oxide films will be reduced by this process. By maintaining a nitrogen environment inchamber 10, no further oxide is formed on the surface of the metal contact pads, thus providing better contacts between the contact pads and the probing points. Nitrogen is a preferred non-oxidizing gas, and there may be other gases such as argon that may be used inchamber 10. - Second, the present invention can be used for functional testing of integrated circuits. After the oxide films on the contact pads have been removed or reduced in thickness, or subsequently are to be pierced, the probing points of the probing device come into contact with the contact pads on the wafer.[0039]
Computer 30 controls the functional testing of the ICs on the wafer.Computer 30 supplies the control signals, receives data signals back from the probing points, and analyzes the data to determine which ICs are functional on the wafer. - Third, the present invention can also perform burn-in of integrated circuits. During burn-in, the integrated circuits on the wafers are tested for a predetermined period of time over a range of predetermined temperature and electrical conditions to produce burn-in data which is transmitted to[0040]
computer 30 for analysis. - Fourth, after obtaining data from the ICs,[0041]
computer 30 can analyze the data and bin or speed-grade the integrated circuits according to their individually determined maximum performance. - Fifth, the present invention can also be used to repair the circuits.[0042]
Computer 30 can supply appropriate control signals to the probe points of the probing device so that appropriate voltage or current can be applied between the probe points to electrically isolate defective portion of an IC or electrically connect spare circuit portions of an IC with the use of fuse and anti-fuse circuit devices. Under appropriate circumstance, arbitrary shorts in a circuit may be opened if probe points are positioned anticipating such short failure condition. - Sixth, the present invention provides a means for programming PROM, EEPROM or PLA circuits. The programming done is typically to pre-set or store binary values in non-volatile memories such as PROM or EEPROM. Small non-volatile memories in microprocessor circuits may also be programmed with serial numbers or version numbers, and configuration or operational parameters that have been generated by test/burn-in processing. Logic products with non-volatile memory may also be programmed such as PLA's or FPLA's. The present invention can also verify and test the capabilities of the circuits after it has been programmed. Thus, if the wafers in[0043]
chamber 10 contain memory circuits,computer 30 can supply control signals to the probe points so that the probe points can apply appropriate charges to the circuits within the memory circuits. The ICs can be re-tested for their functionality or burned-in after the circuits are repaired and/or programmed. Also, the binning process can be performed after a functionality test, burn-in or circuit configuration. - Seventh, the present invention provides a means for generating a computer database with the various status information for every circuit processed. This database can be used in subsequent processing steps by the present invention, such as in the repairing or programming steps. One important aspect of the database is that it can provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers. Presently, such information is only partially available after packaging is completed, typically several weeks later. The present invention would make the availability of this information timely enough to allow adjustments to be made to the manufacturing process so that processing steps that are slowly going out of specification and affecting product quality can be corrected. The capability of near-real time adjustments to the manufacturing process will allow savings by reducing the number of products that do not satisfy specifications.[0044]
- FIG. 4 presents a flow chart illustrating a typical process flow of the present invention. At[0045]
step 82, a wafer cassette having a plurality of wafers is inserted into the chamber. Atstep 84, the chamber is closed. Atstep 86, the wafers are loaded into the individualmodules using handler 12 in FIG. 1. Atstep 88, a non-oxidizing gas such as nitrogen is introduced intochamber 10 to flood the chamber and purge the chamber of oxygen and moisture. Atstep 90, the wafers are heated. Atstep 92, a few percent by volume of hydrogen is introduced over the surfaces of the wafers. Atstep 94, the oxide films on the contact pads of the wafers are removed or reduced in thickness when the oxides combine with hydrogen. Atstep 96, hydrogen is stopped from flowing intochamber 10, but nitrogen continues to be supplied tochamber 10 to maintain a nitrogen environment inchamber 10. Atstep 98, the ICs are probed for a functionality test and/or electrical burn-in. Atstep 100, circuit configuration can be performed to either repair the circuits and/or to program the circuits if the circuits are non-volatile memory circuits. Atstep 102, the ICs on the wafers can be re-tested for their functionality. Atstep 104,computer 30 in FIG. 1 can analyze the data obtained from the ICs and bin the ICs according to their performance characteristics. Atstep 106, the wafers are unloaded from the holding fixtures and placed into the wafer cassette. Atstep 108, the chamber is opened to take the wafer cassette out from the chamber. - FIG. 5 shows a computer system that may be utilized as[0046]
computer 30 in FIG. 1 in accordance with the present invention. Acomputer host 1000 includes amemory 1008 and acentral processor 1002.Memory 1008 andcentral processor 1002 are those typically found in most general purpose computers and almost all special purpose computers. In fact, these devices contained withincomputer host 1000 are intended to be representative of the broad category of data processors and memory. Many commercially available computers having different capabilities may be utilized in the present invention. It will be appreciated that althoughcomputer 30 may include various other components described below, it may only needcomputer host 1000 to control the elements inchamber 10. - A[0047]
system bus 1016 is provided for communicating information to and fromcomputer host 1000 and the electronics inchamber 10 to allow control and the transfer of data.System bus 1016 can also be used to connectcomputer host 1000 to other components. For example, adisplay device 1010 utilized with the computer system of the present invention may be a liquid crystal device, cathode ray tube or other display device suitable for creating graphic images and/or alphanumeric characters recognizable to a user. The computer system may also include analphanumeric input device 1012 including alphanumeric and function keys coupled tobus 1016 for communicating information and command selections tocentral processor 1002, and acursor control device 1018 coupled tobus 1016 for communicating user input information and command selections tocentral processor 1002 based on a user's hand movement.Cursor control device 1018 allows the user to dynamically signal the two-dimensional movement of the visual symbol (or cursor) on a display screen ofdisplay device 1010. Many implementations ofcursor control device 1018 are known in the art, including a track ball, mouse, pen, joystick or special keys on thealphanumeric input device 1012, all capable of signaling movement in a given direction or manner of displacement. - The computer system of FIG. 5 also includes an[0048]
interface device 1019 coupled tobus 1016 for communicating information to and from the computer system.Interface device 1019 may be coupled to a microphone, a speaker, a network system, other memory devices, other computers, etc. Also available for interface with the computer system of the present invention is adata storage device 1017 such as a magnetic disk or optical disk drive, which may be communicatively coupled withbus 1016, for storing data and instructions. The computer system of FIG. 5 may also include a printer for outputting data. - Although functional testing is the typical testing capability of the preferred environment, parametric testing can also be done for circuit characterization. The software that controls the mechanics of the present invention, the data preparation for testing, test processing, and test result analyzing complements the circuitry contained in the probing devices contained in the modules.[0049]
- While the present invention has been particularly described with reference to the various figures, it should be understood that the figures are for illustration only and should not be taken as limiting the scope of the invention. Many changes and modifications may be made to the invention, by one having ordinary skill in the art, without departing from the spirit and scope of the invention.[0050]
Claims (46)
1. A system for processing a plurality of integrated circuits formed on a substrate, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
a first module having:
a probing device having a plurality of probe points for simultaneously contacting substantially all said integrated circuits, said probing device having a support on which said probe points are formed and having circuitry thereon which generate test signals for performing at least one of functional testing, at-speed functional testing and burn-in processing of said integrated circuits; and
a fixture which holds said substrate, wherein a maximum travel, in a plane parallel to a principal surface of said substrate, between said fixture and said probing device, is a distance across a limited central portion of said substrate, and said fixture holds said substrate;
wherein said first module electrically couples said plurality of probe points of said probing device to said plurality of conductive contact portions of said substrate; and
a programmed computer is coupled to said circuitry of said probing device, and utilizes substantially fewer signal lines than a total number of said plurality of probe points of said probing device.
2. The system ofclaim 1 , further comprising:
a second module having:
a second probing device having a plurality of probe points for simultaneously contacting substantially all of a plurality of integrated circuits formed on a second substrate, said second probing device having a support having circuitry thereon which generate test signals for performing at least one of functional testing, at-speed functional testing and burn-in processing of said integrated circuits; and
a second fixture which holds said second substrate, wherein a maximum travel, in a plane parallel to a principal surface of said second substrate, between said second fixture and said second probing device, is a distance across a limited central portion of said second substrate, and said second fixture holds said second substrate;
wherein said second module couples said plurality of probe points of said second probing device to said plurality of conductive contact portions of said second substrate; and
said programmed computer is coupled to said circuitry of said second probing device.
3. The system according toclaim 2 , wherein at least one of said first and second modules further comprises a temperature control device which modifies a temperature of at least one of said substrates.
4. The system according toclaim 3 further comprising a gas source coupled to said at least one module.
5. The system according toclaim 2 further comprising a handler to move said substrates.
6. The system according toclaim 6 further comprising:
a chamber enclosing said first and second modules, said handler and said temperature control device, wherein said programmed computer is coupled to said handler, said temperature control device, and said first and second modules.
7. The system according toclaim 2 wherein at least one of said first and second modules further comprises a circuit board coupled to said programmed computer.
8. The system according toclaim 2 further comprising a chamber enclosing said substrates.
9. The system according toclaim 2 wherein at least one of said first and second modules is gas tight.
10. The system according toclaim 2 wherein at least one of said substrates is an entire semiconductor wafer.
11. The system according toclaim 1 wherein said circuitry of said probing device performs functional circuit testing, electrical burn-in, repair, and programming.
12. The system ofclaim 1 wherein said circuitry of said probing device performs at least two different functions selected from the group consisting of functional testing, at speed functional testing, burn-in processing, programming, and repair processing.
13. The system ofclaim 2 , wherein said circuitry of said probing device performs functional testing and burn-in testing of said integrated circuits.
14. The system ofclaim 13 , wherein said probing device is configured to probe an entire semiconductor wafer.
15. The system ofclaim 1 wherein said circuitry is configured to test each of said integrated circuits individually.
16. The system according toclaim 15 further comprising:
a gas source coupled to said system said gas source providing a first gas; and
a temperature control device which modifies a temperature of portions of said integrated circuits adjacent said conductive contact portions.
17. The system according toclaim 16 wherein said gas source provides a second gas that is non-oxidizing, and said first gas is hydrogen.
18. The system according toclaim 16 wherein said first module is gas tight.
19. The system according toclaim 15 wherein said circuitry comprises integrated circuitry.
20. The system according toclaim 19 wherein said integrated circuitry comprises active switching circuits.
21. The system according toclaim 15 wherein a number of said plurality of probe points exceeds 10,000.
22. The system according toclaim 15 wherein said probing device further comprises a membrane supporting said plurality of probe points.
23. The system according toclaim 22 wherein said circuitry comprises active switching circuitry.
24. The system according toclaim 22 wherein a number of said plurality of probe points exceeds 10,000.
25. The system according toclaim 22 further comprising:
a gas source for supplying at least a first gas into said system; and
a temperature control device for modifying a temperature in a predetermined area of each of said integrated circuit.
26. The system according toclaim 25 wherein said gas source provides a second gas that is non-oxidizing, and said first gas is hydrogen.
27. The system according toclaim 25 wherein said first module is gas tight.
28. The system ofclaim 1 wherein said circuitry is passive only.
29. The system ofclaim 1 wherein said circuitry has active switching circuitry.
30. The system ofclaim 29 wherein said active switching circuitry causes a given signal line to be coupled to a first of said plurality of probe points at a first time and a second different probe point at a later time.
31. The system ofclaim 30 wherein said first and second probe points each correspond to an output pad of one of said integrated circuits.
32. The system ofclaim 1 wherein said fixture holds said substrate in a fixed position from a time at which a first of said integrated circuits is processed to a time at which a last of said integrated circuits is processed.
33. The system ofclaim 1 wherein said circuitry of said probing device performs both functional testing and burn-in testing of said integrated circuits.
34. The system according toclaim 2 , further comprising a temperature control device which modifies a temperature of one of said substrates, and a gas source.
35. The system according toclaim 34 wherein at least one of said first and second modules further comprises a gas source for supplying at least a non-oxidizing gas.
36. The system according toclaim 34 wherein at least one of said first and second modules further comprises a circuit board coupled to said computer.
37. The system according toclaim 34 wherein at least one of said first and second modules is gas tight.
38. The system according toclaim 1 wherein said computer stores a database of performance data corresponding to each of said integrated circuits.
39. A system for processing one or more substrates, each of said substrates having a plurality of integrated circuits formed thereon, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
one or more modules, each of said modules including:
a probing device including a plurality of probe points for simultaneously contacting substantially all said integrated circuits formed on an associated one of said substrates, said probing device having a support having circuitry thereon which generates test signals to perform at least one of functional testing, at-speed functional testing and burn-in testing of said integrated circuits of said associated substrate, wherein said plurality of probe points electrically contact substantially all of said plurality of conductive contact portions of each of said integrated circuits of said associated substrate, and wherein said circuitry is configured to test each of said integrated circuits of said associated substrate individually; and
a fixture which holds said associated substrate, wherein a maximum travel, in a plane parallel to a principal surface of said associated substrate, between said fixture and said probing device, is a distance across a limited central portion of said associated substrate; and
a programmed computer coupled to said circuitry of said probing device of each of said modules, and utilizing substantially fewer signal lines than a total number of said plurality of probe points of said probing device of said modules.
40. The system according toclaim 39 further comprising:
a handler which moves said substrates and moves said probing devices;
wherein each of said modules further includes a circuit board for coupling said programmed computer with said circuitry of said probing device; and
wherein said computer sends signals to and receives signals from said handler, said circuit boards, and said fixtures.
41. A system for processing a plurality of integrated circuits on a work piece, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
a probing device including:
a semiconductor substrate,
a plurality of probe points on said semiconductor substrate, each of said probe points being associated with one of said plurality of conductive contact portions, and
a plurality of transistors and interconnects therebetween on said semiconductor substrate, wherein said plurality of transistors and interconnects generates signals for processing at least one of functional testing, at-speed functional testing, and burn-in testing of said plurality of integrated circuits on said work piece substrate; and
a fixture which holds said work piece for coupling said plurality said conductive contact portions to said associated probe points while substantially all of said plurality of integrated circuits are subject to said processing.
42. A method for processing integrated circuits formed on a substrate, each of said integrated circuits having a plurality of conductive contact portions, said method comprising the acts of:
loading said substrate in a test system and;
performing at least three of (a) to (g) while said substrate is in said test system:
(a) reducing an oxide thickness on at least some of said plurality of conductive contact portions;
(b) testing a functionality of at least one of said integrated circuits;
(c) burning-in said substrate;
(d) repairing at least one of said integrated circuits;
(e) programming at least one of said integrated circuits;
(f) marking a symbol on said substrate; and
(g) collecting data corresponding to performance data of at least one of said integrated circuits.
43. The method ofclaim 42 wherein the act of testing a functionality comprises the acts of:
transmitting first electrical signals from a computer to a circuit board;
transmitting second electrical signals from said circuit board to processing circuitry of a probing device;
applying third electrical signals from said processing circuitry electronics to said plurality of conductive contact portions of said integrated circuits through a plurality of probe points of said probing device; and
transmitting fourth electrical signals to said computer, said fourth electrical signals produced in response to said third electrical signals.
44. The method ofclaim 42 wherein the act of burning in said substrate comprises the act of testing for a predetermined time period over a range of predetermined temperatures and electrical conditions each of said integrated circuits of said first substrate.
45. The method ofclaim 42 wherein the act of repairing comprises the acts of:
transmitting electrical signals from a computer to a probing device having a plurality of probe points; and
applying an electrical stimulus via selected ones of said plurality of probe points thereby causing at least one of a fuse circuit device and an anti-fuse circuit device of said substrate to change state.
46. The method ofclaim 42 wherein the act of programming comprises the acts of:
transmitting electrical signals from a computer to a probing device having a plurality of probe points; and
applying electrical stimuli via selected ones of said plurality of probe points thereby causing binary values to be stored non-volatilely in said integrated circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/355,558US20030151421A1 (en) | 1988-05-16 | 2003-01-31 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
Applications Claiming Priority (11)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/194,596US4924589A (en) | 1988-05-16 | 1988-05-16 | Method of making and testing an integrated circuit |
| US07/482,135US5103557A (en) | 1988-05-16 | 1990-02-16 | Making and testing an integrated circuit using high density probe points |
| US07/775,324US5225771A (en) | 1988-05-16 | 1991-10-11 | Making and testing an integrated circuit using high density probe points |
| US07/865,412US5354695A (en) | 1992-04-08 | 1992-04-08 | Membrane dielectric isolation IC fabrication |
| US07/960,588US5323035A (en) | 1992-10-13 | 1992-10-13 | Interconnection structure for integrated circuits and method for making same |
| US08/055,439US5451489A (en) | 1988-05-16 | 1993-04-30 | Making and testing an integrated circuit using high density probe points |
| US08/217,410US5453404A (en) | 1992-10-13 | 1994-03-24 | Method for making an interconnection structure for integrated circuits |
| US08/315,905US5869354A (en) | 1992-04-08 | 1994-09-30 | Method of making dielectrically isolated integrated circuit |
| US08/474,489US6288561B1 (en) | 1988-05-16 | 1995-06-07 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US09/946,552US6838896B2 (en) | 1988-05-16 | 2001-09-06 | Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US10/355,558US20030151421A1 (en) | 1988-05-16 | 2003-01-31 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
Related Parent Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/217,410Continuation-In-PartUS5453404A (en) | 1988-05-16 | 1994-03-24 | Method for making an interconnection structure for integrated circuits |
| US08/315,905Continuation-In-PartUS5869354A (en) | 1988-05-16 | 1994-09-30 | Method of making dielectrically isolated integrated circuit |
| US09/946,552ContinuationUS6838896B2 (en) | 1988-05-16 | 2001-09-06 | Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20030151421A1true US20030151421A1 (en) | 2003-08-14 |
Family
ID=23883747
Family Applications (5)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/474,489Expired - LifetimeUS6288561B1 (en) | 1988-05-16 | 1995-06-07 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US08/796,474Expired - Fee RelatedUS5749698A (en) | 1995-06-07 | 1997-02-10 | Substrate transport apparatus and substrate transport path adjustment method |
| US09/946,552Expired - Fee RelatedUS6838896B2 (en) | 1988-05-16 | 2001-09-06 | Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US10/355,558AbandonedUS20030151421A1 (en) | 1988-05-16 | 2003-01-31 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US10/865,579Expired - Fee RelatedUS6891387B2 (en) | 1988-05-16 | 2004-06-09 | System for probing, testing, burn-in, repairing and programming of integrated circuits |
Family Applications Before (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/474,489Expired - LifetimeUS6288561B1 (en) | 1988-05-16 | 1995-06-07 | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US08/796,474Expired - Fee RelatedUS5749698A (en) | 1995-06-07 | 1997-02-10 | Substrate transport apparatus and substrate transport path adjustment method |
| US09/946,552Expired - Fee RelatedUS6838896B2 (en) | 1988-05-16 | 2001-09-06 | Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/865,579Expired - Fee RelatedUS6891387B2 (en) | 1988-05-16 | 2004-06-09 | System for probing, testing, burn-in, repairing and programming of integrated circuits |
Country Status (7)
| Country | Link |
|---|---|
| US (5) | US6288561B1 (en) |
| EP (1) | EP0832438A4 (en) |
| JP (1) | JPH11512231A (en) |
| KR (1) | KR100424693B1 (en) |
| CN (1) | CN1116613C (en) |
| TW (1) | TW297145B (en) |
| WO (1) | WO1996041204A1 (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060273809A1 (en)* | 2004-04-21 | 2006-12-07 | Formfactor, Inc. | Method of designing an application specific probe card test system |
| US20070205789A1 (en)* | 2006-03-01 | 2007-09-06 | Matthias Heinke | Device for final inspection |
| US20070245808A1 (en)* | 2004-07-21 | 2007-10-25 | Afore Oy | Pressure Testing Apparatus and Method for Pressure Testing |
| US20080135752A1 (en)* | 2003-01-21 | 2008-06-12 | Canon Kabushiki Kaisha | Probe-Holding Apparatus, Sample-Obtaining Apparatus, Sample-Processing Apparatus, Sample-Processsing Method and Sample-Evaluating Method |
| US8063656B1 (en)* | 2009-03-13 | 2011-11-22 | Xilinx, Inc. | Method of enabling a circuit board analysis |
| US20150234737A1 (en)* | 2014-02-14 | 2015-08-20 | Samsung Electronics Co., Ltd. | Test system of system on chip and test method thereof |
Families Citing this family (101)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6288561B1 (en)* | 1988-05-16 | 2001-09-11 | Elm Technology Corporation | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US5354695A (en) | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
| US6714625B1 (en) | 1992-04-08 | 2004-03-30 | Elm Technology Corporation | Lithography device for semiconductor circuit pattern generation |
| JP3264851B2 (en)* | 1997-01-24 | 2002-03-11 | 株式会社新川 | Bonding equipment |
| US6551857B2 (en) | 1997-04-04 | 2003-04-22 | Elm Technology Corporation | Three dimensional structure integrated circuits |
| US5915167A (en)* | 1997-04-04 | 1999-06-22 | Elm Technology Corporation | Three dimensional structure memory |
| US6899805B2 (en) | 1998-05-01 | 2005-05-31 | Semitool, Inc. | Automated chemical management system executing improved electrolyte analysis method |
| US6152943A (en) | 1998-08-14 | 2000-11-28 | Incept Llc | Methods and apparatus for intraluminal deposition of hydrogels |
| US6318935B1 (en)* | 1998-11-23 | 2001-11-20 | Ouellette Machinery Systems, Inc. | Braking system for air conveyors |
| US6456099B1 (en)* | 1998-12-31 | 2002-09-24 | Formfactor, Inc. | Special contact points for accessing internal circuitry of an integrated circuit |
| US6244429B1 (en) | 1999-05-04 | 2001-06-12 | Kalish Canada Inc. | Automatic adjustable guide rails |
| CN1258312C (en)* | 1999-05-21 | 2006-05-31 | 松下电器产业株式会社 | Device and method for transporting and holding plate-shaped member |
| US6501290B2 (en)* | 1999-09-29 | 2002-12-31 | Intel Corporation | Direct to chuck coolant delivery for integrated circuit testing |
| JP2001155980A (en)* | 1999-11-25 | 2001-06-08 | Nec Corp | Test and repair system, product fabrication system, component test system, data processing system, component repair system, and information storage medium |
| DE19961791C2 (en)* | 1999-12-21 | 2002-11-28 | Infineon Technologies Ag | Arrangement for testing chips using a printed circuit board |
| US6564165B1 (en)* | 1999-12-22 | 2003-05-13 | Trw Inc. | Apparatus and method for inline testing of electrical components |
| JP2001267389A (en) | 2000-03-21 | 2001-09-28 | Hiroshima Nippon Denki Kk | System and method for producing semiconductor memory |
| JP3555859B2 (en)* | 2000-03-27 | 2004-08-18 | 広島日本電気株式会社 | Semiconductor production system and semiconductor device production method |
| US6830940B1 (en)* | 2000-11-16 | 2004-12-14 | Optical Communication Products, Inc. | Method and apparatus for performing whole wafer burn-in |
| DE10108924A1 (en)* | 2001-02-23 | 2002-09-05 | Infineon Technologies Ag | Wafer test and marking process for semiconductor devices with melting structures |
| US6753688B2 (en)* | 2001-04-10 | 2004-06-22 | International Business Machines Corporation | Interconnect package cluster probe short removal apparatus and method |
| US6748994B2 (en) | 2001-04-11 | 2004-06-15 | Avery Dennison Corporation | Label applicator, method and label therefor |
| US6608497B1 (en)* | 2001-10-15 | 2003-08-19 | Amkor Technology, Inc. | Apparatus and method for allowing testing of semiconductor devices at different temperatures |
| US7064953B2 (en)* | 2001-12-27 | 2006-06-20 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
| US6891385B2 (en)* | 2001-12-27 | 2005-05-10 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
| US7023227B1 (en)* | 2002-02-12 | 2006-04-04 | National Semiconductor Corporation | Apparatus for socketing and testing integrated circuits and methods of operating the same |
| US20030159921A1 (en)* | 2002-02-22 | 2003-08-28 | Randy Harris | Apparatus with processing stations for manually and automatically processing microelectronic workpieces |
| US6991710B2 (en)* | 2002-02-22 | 2006-01-31 | Semitool, Inc. | Apparatus for manually and automatically processing microelectronic workpieces |
| DE10227332A1 (en)* | 2002-06-19 | 2004-01-15 | Akt Electron Beam Technology Gmbh | Control device with improved test properties |
| AU2003255254A1 (en) | 2002-08-08 | 2004-02-25 | Glenn J. Leedy | Vertical system integration |
| US7750654B2 (en)* | 2002-09-02 | 2010-07-06 | Octec Inc. | Probe method, prober, and electrode reducing/plasma-etching processing mechanism |
| WO2004023547A1 (en)* | 2002-09-02 | 2004-03-18 | Octec Inc. | Probing method, probe, and mechanism for reducing/plasma etching electrode |
| US6889509B1 (en) | 2002-09-13 | 2005-05-10 | Isothermal Systems Research Inc. | Coolant recovery system |
| JP3916549B2 (en)* | 2002-10-31 | 2007-05-16 | 東京エレクトロン株式会社 | Process monitor and semiconductor manufacturing apparatus |
| DE10253717B4 (en)* | 2002-11-18 | 2011-05-19 | Applied Materials Gmbh | Device for contacting for the test of at least one test object, test system and method for testing test objects |
| JP2004265942A (en)* | 2003-02-20 | 2004-09-24 | Okutekku:Kk | Method for detecting zero point of probe pin and probe |
| JP4503954B2 (en)* | 2003-08-21 | 2010-07-14 | 株式会社日立ハイテクインスツルメンツ | Substrate positioning device and substrate positioning method |
| DE102004013707B9 (en)* | 2003-08-28 | 2016-06-23 | Cascade Microtech, Inc. | Device for testing substrates |
| US8872833B2 (en)* | 2003-09-15 | 2014-10-28 | Nvidia Corporation | Integrated circuit configuration system and method |
| US8732644B1 (en) | 2003-09-15 | 2014-05-20 | Nvidia Corporation | Micro electro mechanical switch system and method for testing and configuring semiconductor functional circuits |
| US8775997B2 (en)* | 2003-09-15 | 2014-07-08 | Nvidia Corporation | System and method for testing and configuring semiconductor functional circuits |
| EP2163910A3 (en)* | 2003-09-15 | 2010-09-15 | Nvidia Corporation | A system and method for testing and configuring semiconductor functional circuits |
| US7183787B2 (en)* | 2003-11-26 | 2007-02-27 | Lsi Logic Corporation | Contact resistance device for improved process control |
| US8711161B1 (en) | 2003-12-18 | 2014-04-29 | Nvidia Corporation | Functional component compensation reconfiguration system and method |
| US7911218B2 (en)* | 2003-12-22 | 2011-03-22 | Robert Bosch Gmbh | Device and method for analyzing a sample plate |
| US7355418B2 (en)* | 2004-02-12 | 2008-04-08 | Applied Materials, Inc. | Configurable prober for TFT LCD array test |
| US20060038554A1 (en)* | 2004-02-12 | 2006-02-23 | Applied Materials, Inc. | Electron beam test system stage |
| US7319335B2 (en)* | 2004-02-12 | 2008-01-15 | Applied Materials, Inc. | Configurable prober for TFT LCD array testing |
| US6833717B1 (en)* | 2004-02-12 | 2004-12-21 | Applied Materials, Inc. | Electron beam test system with integrated substrate transfer module |
| US8723231B1 (en) | 2004-09-15 | 2014-05-13 | Nvidia Corporation | Semiconductor die micro electro-mechanical switch management system and method |
| US8711156B1 (en) | 2004-09-30 | 2014-04-29 | Nvidia Corporation | Method and system for remapping processing elements in a pipeline of a graphics processing unit |
| US7053644B1 (en)* | 2004-12-15 | 2006-05-30 | Aehr Test Systems | System for testing and burning in of integrated circuits |
| US8021193B1 (en) | 2005-04-25 | 2011-09-20 | Nvidia Corporation | Controlled impedance display adapter |
| US7535238B2 (en)* | 2005-04-29 | 2009-05-19 | Applied Materials, Inc. | In-line electron beam test system |
| US7793029B1 (en) | 2005-05-17 | 2010-09-07 | Nvidia Corporation | Translation device apparatus for configuring printed circuit board connectors |
| TWI288240B (en)* | 2005-06-14 | 2007-10-11 | Siliconware Precision Industries Co Ltd | Electronic component test system including temperature measurement by light |
| JP4178417B2 (en)* | 2005-07-25 | 2008-11-12 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
| US20070024312A1 (en)* | 2005-07-27 | 2007-02-01 | Atmel Germany Gmbh | Device and method for the testing of integrated semiconductor circuits on wafers |
| JP2007042911A (en)* | 2005-08-04 | 2007-02-15 | Sumitomo Electric Ind Ltd | Wafer holder and wafer prober equipped with the same |
| US9092170B1 (en) | 2005-10-18 | 2015-07-28 | Nvidia Corporation | Method and system for implementing fragment operation processing across a graphics bus interconnect |
| US8417838B2 (en)* | 2005-12-12 | 2013-04-09 | Nvidia Corporation | System and method for configurable digital communication |
| US8412872B1 (en) | 2005-12-12 | 2013-04-02 | Nvidia Corporation | Configurable GPU and method for graphics processing using a configurable GPU |
| DE102006009321A1 (en)* | 2006-03-01 | 2007-09-06 | Atmel Germany Gmbh | Device for final measurement |
| JP5829376B2 (en)* | 2006-03-14 | 2015-12-09 | アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ | Method for reducing crosstalk in multi-column electron beam inspection system |
| DE102006018474A1 (en)* | 2006-04-19 | 2007-10-25 | Infineon Technologies Ag | Test device for semiconductor elements on a semiconductor wafer and a test method using the test device |
| US8322299B2 (en)* | 2006-05-17 | 2012-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cluster processing apparatus for metallization processing in semiconductor manufacturing |
| US7786742B2 (en) | 2006-05-31 | 2010-08-31 | Applied Materials, Inc. | Prober for electronic device testing on large area substrates |
| US7602199B2 (en) | 2006-05-31 | 2009-10-13 | Applied Materials, Inc. | Mini-prober for TFT-LCD testing |
| US7723980B2 (en)* | 2007-03-22 | 2010-05-25 | Advanced Inquiry Systems, Inc. | Fully tested wafers having bond pads undamaged by probing and applications thereof |
| DE102007016553A1 (en)* | 2007-04-05 | 2008-10-09 | Qimonda Ag | Device and method for the electrical contacting of semiconductor devices on a wafer |
| US8724483B2 (en) | 2007-10-22 | 2014-05-13 | Nvidia Corporation | Loopback configuration for bi-directional interfaces |
| US8453019B2 (en)* | 2007-11-06 | 2013-05-28 | Nvidia Corporation | Method and system for a free running strobe tolerant interface |
| US7888951B2 (en)* | 2009-02-10 | 2011-02-15 | Qualitau, Inc. | Integrated unit for electrical/reliability testing with improved thermal control |
| CN101793925B (en)* | 2009-12-28 | 2012-11-21 | 苏州工业园区泰格电子科技有限公司 | Conductive element of aging test bench |
| US9331869B2 (en)* | 2010-03-04 | 2016-05-03 | Nvidia Corporation | Input/output request packet handling techniques by a device specific kernel mode driver |
| TWI407125B (en)* | 2011-02-18 | 2013-09-01 | Chroma Ate Inc | A electronic component testing system and the switching device thereof |
| US8701511B2 (en) | 2011-03-22 | 2014-04-22 | International Business Machines Corporation | Inert gas delivery system for electrical inspection apparatus |
| US8547122B2 (en)* | 2011-07-11 | 2013-10-01 | Microchip Technology Incorporated | Temperature measurement of active device under test on strip tester |
| US20130266904A1 (en)* | 2012-04-04 | 2013-10-10 | James Martin | Lip Rolling Machine With Rotated Oven Guide Bar |
| JP6076695B2 (en)* | 2012-10-30 | 2017-02-08 | 株式会社日本マイクロニクス | Inspection unit, probe card, inspection device, and control system for inspection device |
| CN103811087B (en)* | 2012-11-14 | 2016-08-17 | 中国广核集团有限公司 | The aging control method of a kind of nuclear power plant instrument control equipment and device |
| CN102944707A (en)* | 2012-11-21 | 2013-02-27 | 成都市中州半导体科技有限公司 | System and method for protecting probes |
| US10295591B2 (en)* | 2013-01-02 | 2019-05-21 | Texas Instruments Incorporated | Method and device for testing wafers |
| CN103969945B (en)* | 2013-01-25 | 2018-08-24 | 上海微电子装备（集团）股份有限公司 | Scratch mask repair apparatus and method |
| EP3062117B1 (en) | 2013-06-14 | 2018-03-28 | Rasco GmbH | Method of contacting integrated circuit components in a test system |
| DE102014100542A1 (en)* | 2014-01-20 | 2015-07-23 | Osram Opto Semiconductors Gmbh | Method for producing a laterally structured layer and optoelectronic semiconductor component with such a layer |
| KR102104346B1 (en)* | 2014-03-28 | 2020-06-01 | 에스케이하이닉스 주식회사 | Test Board And Semiconductor Testing Apparatus Including The Same |
| US9588142B2 (en)* | 2014-10-24 | 2017-03-07 | Advantest Corporation | Electronic device handling apparatus and electronic device testing apparatus |
| US10373856B2 (en)* | 2015-08-03 | 2019-08-06 | Mikro Mesa Technology Co., Ltd. | Transfer head array |
| US10345418B2 (en)* | 2015-11-20 | 2019-07-09 | Teradyne, Inc. | Calibration device for automatic test equipment |
| JP2019062138A (en)* | 2017-09-28 | 2019-04-18 | 東京エレクトロン株式会社 | Inspection system and inspection method |
| CN108198912B (en)* | 2018-02-24 | 2020-01-31 | 常州亿晶光电科技有限公司 | Solar cell automatic slicing equipment |
| US11016117B2 (en)* | 2018-08-31 | 2021-05-25 | Honeywell International Inc. | Air data probe replacement determination system |
| CN109545722B (en)* | 2018-12-11 | 2019-08-20 | 上海精测半导体技术有限公司 | Semiconductor producing system and its measurement system and measurement equipment |
| US11181575B2 (en) | 2019-07-08 | 2021-11-23 | Aem Singapore Pte. Ltd. | Compact tester |
| US11293974B2 (en)* | 2019-09-27 | 2022-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for semiconductor device testing |
| JP7293389B2 (en) | 2019-11-15 | 2023-06-19 | キオクシア株式会社 | Storage device and control method |
| US11221365B2 (en) | 2020-03-11 | 2022-01-11 | Teradyne, Inc. | Calibrating an interface board |
| US12326376B1 (en)* | 2022-12-21 | 2025-06-10 | Hrl Laboratories, Llc | Spike arrays for small displacement force measurement |
| CN115831800B (en)* | 2023-02-14 | 2023-05-05 | 青岛青软晶尊微电子科技有限公司 | Chip production process and device based on multi-element library and electronic equipment |
| CN118914829B (en)* | 2024-10-11 | 2024-12-10 | 山东民峰智能科技有限公司 | A silicon carbide chip continuous detection device |
Citations (82)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3108019A (en)* | 1958-02-14 | 1963-10-22 | Corning Glass Works | Method of stabilizing the electrical resistance of a metal oxide film |
| US3349677A (en)* | 1964-12-14 | 1967-10-31 | Xerox Corp | Alpha numeric character printer |
| US3405361A (en)* | 1964-01-08 | 1968-10-08 | Signetics Corp | Fluid actuable multi-point microprobe for semiconductors |
| US3596228A (en)* | 1969-05-29 | 1971-07-27 | Ibm | Fluid actuated contactor |
| US3618201A (en)* | 1968-02-19 | 1971-11-09 | Hitachi Ltd | Method of fabricating lsi circuits |
| US3644922A (en)* | 1969-07-14 | 1972-02-22 | Image Products Corp | High-resolution fiber optic display and microfilm printer |
| US3702025A (en)* | 1969-05-12 | 1972-11-07 | Honeywell Inc | Discretionary interconnection process |
| US3710251A (en)* | 1971-04-07 | 1973-01-09 | Collins Radio Co | Microelectric heat exchanger pedestal |
| US3744878A (en)* | 1970-09-28 | 1973-07-10 | Siemens Ag | Liquid crystal matrix with contrast enhancement |
| US3750136A (en)* | 1970-04-13 | 1973-07-31 | Siemens Ag | System for controlling light patterns with a high contrast |
| US3786499A (en)* | 1972-11-16 | 1974-01-15 | Fairchild Camera Instr Co | Alpha-numeric display package |
| US3812486A (en)* | 1972-04-18 | 1974-05-21 | Antolelic Ind Ltd | Display having a photoconductor gas discharge control |
| US3829857A (en)* | 1970-06-01 | 1974-08-13 | Rank Organisation Ltd | Optical signalling |
| US3835530A (en)* | 1967-06-05 | 1974-09-17 | Texas Instruments Inc | Method of making semiconductor devices |
| US3905818A (en)* | 1971-03-09 | 1975-09-16 | Ragonot Ets | Method of making printed circuits |
| US3909823A (en)* | 1974-03-26 | 1975-09-30 | Keith L Knowlton | An optical fiber variable display system utilizing a single light source |
| US3963326A (en)* | 1973-03-07 | 1976-06-15 | Buchert Claude Charles | Data display panels |
| US4038599A (en)* | 1974-12-30 | 1977-07-26 | International Business Machines Corporation | High density wafer contacting and test system |
| US4070565A (en)* | 1976-08-18 | 1978-01-24 | Zehntel, Inc. | Programmable tester method and apparatus |
| US4088490A (en)* | 1976-06-14 | 1978-05-09 | International Business Machines Corporation | Single level masking process with two positive photoresist layers |
| US4103297A (en)* | 1976-12-20 | 1978-07-25 | Hughes Aircraft Company | Light-insensitive matrix addressed liquid crystal display system |
| US4115736A (en)* | 1977-03-09 | 1978-09-19 | The United States Of America As Represented By The Secretary Of The Air Force | Probe station |
| US4115120A (en)* | 1977-09-29 | 1978-09-19 | International Business Machines Corporation | Method of forming thin film patterns by differential pre-baking of resist |
| US4257041A (en)* | 1978-06-19 | 1981-03-17 | Izon Corporation | Electro optical display device |
| US4263594A (en)* | 1978-06-19 | 1981-04-21 | Izon Corporation | Electro-optical display design |
| US4352061A (en)* | 1979-05-24 | 1982-09-28 | Fairchild Camera & Instrument Corp. | Universal test fixture employing interchangeable wired personalizers |
| US4409319A (en)* | 1981-07-15 | 1983-10-11 | International Business Machines Corporation | Electron beam exposed positive resist mask process |
| US4465972A (en)* | 1982-04-05 | 1984-08-14 | Allied Corporation | Connection arrangement for printed circuit board testing apparatus |
| US4480288A (en)* | 1982-12-27 | 1984-10-30 | International Business Machines Corporation | Multi-layer flexible film module |
| US4504783A (en)* | 1982-09-30 | 1985-03-12 | Storage Technology Partners | Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins |
| US4517051A (en)* | 1982-12-27 | 1985-05-14 | Ibm Corporation | Multi-layer flexible film module |
| US4564584A (en)* | 1983-12-30 | 1986-01-14 | Ibm Corporation | Photoresist lift-off process for fabricating semiconductor devices |
| US4573008A (en)* | 1982-09-24 | 1986-02-25 | Siemens Aktiengesellschaft | Method for the contact-free testing of microcircuits or the like with a particle beam probe |
| US4585727A (en)* | 1984-07-27 | 1986-04-29 | Probe-Tronics, Inc. | Fixed point method and apparatus for probing semiconductor devices |
| US4585991A (en)* | 1982-06-03 | 1986-04-29 | Texas Instruments Incorporated | Solid state multiprobe testing apparatus |
| US4590422A (en)* | 1981-07-30 | 1986-05-20 | Pacific Western Systems, Inc. | Automatic wafer prober having a probe scrub routine |
| US4617730A (en)* | 1984-08-13 | 1986-10-21 | International Business Machines Corporation | Method of fabricating a chip interposer |
| US4636722A (en)* | 1984-05-21 | 1987-01-13 | Probe-Rite, Inc. | High density probe-head with isolated and shielded transmission lines |
| US4715928A (en)* | 1985-09-27 | 1987-12-29 | Hamby Bill L | Flexible printed circuits and methods of fabricating and forming plated thru-holes therein |
| US4719411A (en)* | 1985-05-13 | 1988-01-12 | California Institute Of Technology | Addressable test matrix for measuring analog transfer characteristics of test elements used for integrated process control and device evaluation |
| US4746855A (en)* | 1984-03-14 | 1988-05-24 | Teradyne, Inc. | Relay multiplexing for circuit testers |
| US4764485A (en)* | 1987-01-05 | 1988-08-16 | General Electric Company | Method for producing via holes in polymer dielectrics |
| US4776747A (en)* | 1986-01-03 | 1988-10-11 | Motorola Inc. | High speed integrated circuit handler |
| US4791364A (en)* | 1985-08-20 | 1988-12-13 | Thermonics Incorporated | Thermal fixture for testing integrated circuits |
| US4820976A (en)* | 1987-11-24 | 1989-04-11 | Advanced Micro Devices, Inc. | Test fixture capable of electrically testing an integrated circuit die having a planar array of contacts |
| US4849689A (en)* | 1988-11-04 | 1989-07-18 | Cascade Microtech, Inc. | Microwave wafer probe having replaceable probe tip |
| US4853627A (en)* | 1985-12-23 | 1989-08-01 | Triquint Semiconductor, Inc. | Wafer probes |
| US4868068A (en)* | 1986-03-31 | 1989-09-19 | Hitachi, Ltd. | IC wiring connecting method and resulting article |
| US4924589A (en)* | 1988-05-16 | 1990-05-15 | Leedy Glenn J | Method of making and testing an integrated circuit |
| US4926118A (en)* | 1988-02-22 | 1990-05-15 | Sym-Tek Systems, Inc. | Test station |
| US4926117A (en)* | 1988-05-02 | 1990-05-15 | Micron Technology, Inc. | Burn-in board having discrete test capability |
| US4936950A (en)* | 1988-04-22 | 1990-06-26 | U.S. Philips Corporation | Method of forming a configuration of interconnections on a semiconductor device having a high integration density |
| US4951601A (en)* | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
| US4961053A (en)* | 1985-07-24 | 1990-10-02 | Heinz Krug | Circuit arrangement for testing integrated circuit components |
| US4968931A (en)* | 1989-11-03 | 1990-11-06 | Motorola, Inc. | Apparatus and method for burning in integrated circuit wafers |
| US4983250A (en)* | 1989-06-16 | 1991-01-08 | Microelectronics And Computer Technology | Method of laser patterning an electrical interconnect |
| US5012187A (en)* | 1989-11-03 | 1991-04-30 | Motorola, Inc. | Method for parallel testing of semiconductor devices |
| US5020219A (en)* | 1988-05-16 | 1991-06-04 | Leedy Glenn J | Method of making a flexible tester surface for testing integrated circuits |
| US5047711A (en)* | 1989-08-23 | 1991-09-10 | Silicon Connections Corporation | Wafer-level burn-in testing of integrated circuits |
| US5055780A (en)* | 1989-03-09 | 1991-10-08 | Mitsubishi Denki Kabushiki Kaisha | Probe plate used for testing a semiconductor device, and a test apparatus therefor |
| US5070297A (en)* | 1990-06-04 | 1991-12-03 | Texas Instruments Incorporated | Full wafer integrated circuit testing device |
| US5084671A (en)* | 1987-09-02 | 1992-01-28 | Tokyo Electron Limited | Electric probing-test machine having a cooling system |
| US5216223A (en)* | 1990-02-26 | 1993-06-01 | Siegfried Straemke | Plasma treatment apparatus |
| US5225771A (en)* | 1988-05-16 | 1993-07-06 | Dri Technology Corp. | Making and testing an integrated circuit using high density probe points |
| US5310410A (en)* | 1990-04-06 | 1994-05-10 | Sputtered Films, Inc. | Method for processing semi-conductor wafers in a multiple vacuum and non-vacuum chamber apparatus |
| US5323035A (en)* | 1992-10-13 | 1994-06-21 | Glenn Leedy | Interconnection structure for integrated circuits and method for making same |
| US5323107A (en)* | 1991-04-15 | 1994-06-21 | Hitachi America, Ltd. | Active probe card |
| US5325052A (en)* | 1990-11-30 | 1994-06-28 | Tokyo Electron Yamanashi Limited | Probe apparatus |
| US5336992A (en)* | 1992-06-03 | 1994-08-09 | Trw Inc. | On-wafer integrated circuit electrical testing |
| US5354695A (en)* | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
| US5434513A (en)* | 1992-08-10 | 1995-07-18 | Rohm Co., Ltd. | Semiconductor wafer testing apparatus using intermediate semiconductor wafer |
| US5457380A (en)* | 1994-05-11 | 1995-10-10 | Genrad, Inc. | Circuit-test fixture that includes shorted-together probes |
| US5495179A (en)* | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
| US5510724A (en)* | 1993-05-31 | 1996-04-23 | Tokyo Electron Limited | Probe apparatus and burn-in apparatus |
| US5512397A (en)* | 1988-05-16 | 1996-04-30 | Leedy; Glenn J. | Stepper scanner discretionary lithography and common mask discretionary lithography for integrated circuits |
| US5517126A (en)* | 1993-03-18 | 1996-05-14 | Tokyo Electron Limited | Probe apparatus |
| US5521522A (en)* | 1992-11-13 | 1996-05-28 | Tokyo Electron Limited | Probe apparatus for testing multiple integrated circuit dies |
| US5532610A (en)* | 1993-08-25 | 1996-07-02 | Nec Corporation | Apparatus for testing semicondctor wafer |
| US5555422A (en)* | 1993-03-10 | 1996-09-10 | Co-Operative Facility For Aging Tester Development | Prober for semiconductor integrated circuit element wafer |
| US5963027A (en)* | 1997-06-06 | 1999-10-05 | Cascade Microtech, Inc. | Probe station having environment control chambers with orthogonally flexible lateral wall assembly |
| US6288561B1 (en)* | 1988-05-16 | 2001-09-11 | Elm Technology Corporation | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US6762611B2 (en)* | 2000-12-05 | 2004-07-13 | Infineon Techologies Ag | Test configuration and test method for testing a plurality of integrated circuits in parallel |
Family Cites Families (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4231464A (en)* | 1979-01-15 | 1980-11-04 | Kockum Industries, Inc. | Conveyor with laterally adjustable flights |
| JPS58157150A (en) | 1982-03-15 | 1983-09-19 | Ricoh Co Ltd | Manufacturing method of master slice type semiconductor integrated circuit |
| US4457662A (en)* | 1982-03-25 | 1984-07-03 | Pennwalt Corporation | Automatic lead frame loading machine |
| US4624358A (en)* | 1983-03-07 | 1986-11-25 | Tokyo Shibaura Denki Kabushiki Kaisha | Device for transferring lead frame |
| US4649339A (en) | 1984-04-25 | 1987-03-10 | Honeywell Inc. | Integrated circuit interface |
| JPS6167936A (en) | 1984-09-11 | 1986-04-08 | Mitsubishi Electric Corp | Manufacturing method of semiconductor device |
| JPS61168299A (en)* | 1985-01-21 | 1986-07-29 | 富士機械製造株式会社 | Conveyance positioning apparatus for printed circuit board |
| JPS61220454A (en) | 1985-03-27 | 1986-09-30 | Toshiba Corp | Method for manufacturing semiconductor integrated circuit device |
| IT1201416B (en) | 1985-04-24 | 1989-02-02 | Montefluos Spa | PERFLUOROPOLYETERS USED AS FLUIDS FOR TESTING IN ELECTRONICS |
| DE3665050D1 (en)* | 1985-11-08 | 1989-09-21 | Ciba Geigy Ag | Conveyor for boards |
| US4895244A (en)* | 1986-07-28 | 1990-01-23 | Libbey-Owens-Ford Co. | Apparatus for aligning glass sheets in a production line |
| EP0259163A3 (en) | 1986-09-05 | 1989-07-12 | Tektronix, Inc. | Semiconductor wafer probe |
| KR880004322A (en) | 1986-09-05 | 1988-06-03 | 로버트 에스. 헐스 | Integrated circuit probe system |
| US4754867A (en)* | 1986-09-19 | 1988-07-05 | Zenith Electronics Corporation | Automated belt drive for PC board feed apparatus |
| JPH0192118A (en)* | 1987-10-01 | 1989-04-11 | Sanyo Electric Co Ltd | Circuit board conveying device |
| USRE33836E (en) | 1987-10-22 | 1992-03-03 | Mrs Technology, Inc. | Apparatus and method for making large area electronic devices, such as flat panel displays and the like, using correlated, aligned dual optical systems |
| US5103557A (en) | 1988-05-16 | 1992-04-14 | Leedy Glenn J | Making and testing an integrated circuit using high density probe points |
| JPH0274022A (en) | 1988-09-09 | 1990-03-14 | Matsushita Electric Ind Co Ltd | Exposure device and pattern forming method |
| JPH02224358A (en) | 1989-02-27 | 1990-09-06 | Mitsubishi Electric Corp | Manufacturing method of semiconductor device |
| JP3012853B2 (en)* | 1990-09-14 | 2000-02-28 | 株式会社富士通宮城エレクトロニクス | Semiconductor test equipment handler |
| DE59202991D1 (en)* | 1991-01-28 | 1995-08-31 | Siemens Ag | Device for assembling printed circuit boards. |
| JPH07115113B2 (en) | 1991-03-04 | 1995-12-13 | 三菱製鋼株式会社 | Reusing method of iron oxide contained in organic binder casting sand |
| EP0508707A1 (en)* | 1991-04-12 | 1992-10-14 | Texas Instruments Incorporated | System for testing on-wafer devices |
| JPH0528697A (en) | 1991-07-22 | 1993-02-05 | Hitachi Ltd | Optical recording medium built-in card |
| GB9116787D0 (en) | 1991-08-01 | 1991-09-18 | Secr Defence | Article having an aerofoil section with a distensible expansion surface |
| JPH05110291A (en)* | 1991-10-14 | 1993-04-30 | Japan Steel Works Ltd:The | Pallet conveying method and equipment for printed circuit board processing equipment |
| DE59208321D1 (en)* | 1991-11-13 | 1997-05-15 | Ciba Geigy Ag | Coating device for plates |
| DE4301585A1 (en)* | 1992-01-21 | 1993-07-22 | Yamaha Motor Co Ltd | Mounting device for plugging electronic components into PCB - has mounting stations to position PCB in Y direction and mounting head movable in X direction and component stores at each station |
| DE69322667D1 (en) | 1992-02-18 | 1999-02-04 | Elm Technology Corp | Lithography as needed for integrated circuits |
| JP2878899B2 (en)* | 1992-05-07 | 1999-04-05 | 三菱電機株式会社 | Method and apparatus for transporting and positioning a thin plate frame |
| JP3041809B2 (en)* | 1992-05-19 | 2000-05-15 | 株式会社新川 | Pusher means |
| KR100341531B1 (en) | 1993-11-02 | 2002-11-30 | 글렌제이.리디 | Stepper scanner discretionary lithography and common mask discretionary lithography for integrated circuits |
| US6577148B1 (en)* | 1994-08-31 | 2003-06-10 | Motorola, Inc. | Apparatus, method, and wafer used for testing integrated circuits formed on a product wafer |
| SE516153C2 (en) | 1997-02-14 | 2001-11-26 | Ericsson Telefon Ab L M | Method and apparatus for welding optical fibers together |
- 1995
- 1995-06-07USUS08/474,489patent/US6288561B1/ennot_activeExpired - Lifetime
- 1996
- 1996-05-31EPEP96919083Apatent/EP0832438A4/ennot_activeCeased
- 1996-05-31CNCN96195460Apatent/CN1116613C/ennot_activeExpired - Fee Related
- 1996-05-31KRKR1019970708733Apatent/KR100424693B1/ennot_activeExpired - Fee Related
- 1996-05-31JPJP9501330Apatent/JPH11512231A/ennot_activeCeased
- 1996-05-31WOPCT/US1996/008856patent/WO1996041204A1/ennot_activeApplication Discontinuation
- 1996-06-06TWTW085106781Apatent/TW297145B/zhactive
- 1997
- 1997-02-10USUS08/796,474patent/US5749698A/ennot_activeExpired - Fee Related
- 2001
- 2001-09-06USUS09/946,552patent/US6838896B2/ennot_activeExpired - Fee Related
- 2003
- 2003-01-31USUS10/355,558patent/US20030151421A1/ennot_activeAbandoned
- 2004
- 2004-06-09USUS10/865,579patent/US6891387B2/ennot_activeExpired - Fee Related
Patent Citations (88)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3108019A (en)* | 1958-02-14 | 1963-10-22 | Corning Glass Works | Method of stabilizing the electrical resistance of a metal oxide film |
| US3405361A (en)* | 1964-01-08 | 1968-10-08 | Signetics Corp | Fluid actuable multi-point microprobe for semiconductors |
| US3349677A (en)* | 1964-12-14 | 1967-10-31 | Xerox Corp | Alpha numeric character printer |
| US3835530A (en)* | 1967-06-05 | 1974-09-17 | Texas Instruments Inc | Method of making semiconductor devices |
| US3618201A (en)* | 1968-02-19 | 1971-11-09 | Hitachi Ltd | Method of fabricating lsi circuits |
| US3702025A (en)* | 1969-05-12 | 1972-11-07 | Honeywell Inc | Discretionary interconnection process |
| US3596228A (en)* | 1969-05-29 | 1971-07-27 | Ibm | Fluid actuated contactor |
| US3644922A (en)* | 1969-07-14 | 1972-02-22 | Image Products Corp | High-resolution fiber optic display and microfilm printer |
| US3750136A (en)* | 1970-04-13 | 1973-07-31 | Siemens Ag | System for controlling light patterns with a high contrast |
| US3829857A (en)* | 1970-06-01 | 1974-08-13 | Rank Organisation Ltd | Optical signalling |
| US3744878A (en)* | 1970-09-28 | 1973-07-10 | Siemens Ag | Liquid crystal matrix with contrast enhancement |
| US3905818A (en)* | 1971-03-09 | 1975-09-16 | Ragonot Ets | Method of making printed circuits |
| US3710251A (en)* | 1971-04-07 | 1973-01-09 | Collins Radio Co | Microelectric heat exchanger pedestal |
| US3812486A (en)* | 1972-04-18 | 1974-05-21 | Antolelic Ind Ltd | Display having a photoconductor gas discharge control |
| US3786499A (en)* | 1972-11-16 | 1974-01-15 | Fairchild Camera Instr Co | Alpha-numeric display package |
| US3963326A (en)* | 1973-03-07 | 1976-06-15 | Buchert Claude Charles | Data display panels |
| US3909823A (en)* | 1974-03-26 | 1975-09-30 | Keith L Knowlton | An optical fiber variable display system utilizing a single light source |
| US4038599A (en)* | 1974-12-30 | 1977-07-26 | International Business Machines Corporation | High density wafer contacting and test system |
| US4088490A (en)* | 1976-06-14 | 1978-05-09 | International Business Machines Corporation | Single level masking process with two positive photoresist layers |
| US4070565A (en)* | 1976-08-18 | 1978-01-24 | Zehntel, Inc. | Programmable tester method and apparatus |
| US4103297A (en)* | 1976-12-20 | 1978-07-25 | Hughes Aircraft Company | Light-insensitive matrix addressed liquid crystal display system |
| US4115736A (en)* | 1977-03-09 | 1978-09-19 | The United States Of America As Represented By The Secretary Of The Air Force | Probe station |
| US4115120A (en)* | 1977-09-29 | 1978-09-19 | International Business Machines Corporation | Method of forming thin film patterns by differential pre-baking of resist |
| US4263594A (en)* | 1978-06-19 | 1981-04-21 | Izon Corporation | Electro-optical display design |
| US4257041A (en)* | 1978-06-19 | 1981-03-17 | Izon Corporation | Electro optical display device |
| US4352061A (en)* | 1979-05-24 | 1982-09-28 | Fairchild Camera & Instrument Corp. | Universal test fixture employing interchangeable wired personalizers |
| US4409319A (en)* | 1981-07-15 | 1983-10-11 | International Business Machines Corporation | Electron beam exposed positive resist mask process |
| US4590422A (en)* | 1981-07-30 | 1986-05-20 | Pacific Western Systems, Inc. | Automatic wafer prober having a probe scrub routine |
| US4465972A (en)* | 1982-04-05 | 1984-08-14 | Allied Corporation | Connection arrangement for printed circuit board testing apparatus |
| US4585991A (en)* | 1982-06-03 | 1986-04-29 | Texas Instruments Incorporated | Solid state multiprobe testing apparatus |
| US4573008A (en)* | 1982-09-24 | 1986-02-25 | Siemens Aktiengesellschaft | Method for the contact-free testing of microcircuits or the like with a particle beam probe |
| US4504783A (en)* | 1982-09-30 | 1985-03-12 | Storage Technology Partners | Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins |
| US4517051A (en)* | 1982-12-27 | 1985-05-14 | Ibm Corporation | Multi-layer flexible film module |
| US4480288A (en)* | 1982-12-27 | 1984-10-30 | International Business Machines Corporation | Multi-layer flexible film module |
| US4564584A (en)* | 1983-12-30 | 1986-01-14 | Ibm Corporation | Photoresist lift-off process for fabricating semiconductor devices |
| US4746855A (en)* | 1984-03-14 | 1988-05-24 | Teradyne, Inc. | Relay multiplexing for circuit testers |
| US4636722A (en)* | 1984-05-21 | 1987-01-13 | Probe-Rite, Inc. | High density probe-head with isolated and shielded transmission lines |
| US4585727A (en)* | 1984-07-27 | 1986-04-29 | Probe-Tronics, Inc. | Fixed point method and apparatus for probing semiconductor devices |
| US4617730A (en)* | 1984-08-13 | 1986-10-21 | International Business Machines Corporation | Method of fabricating a chip interposer |
| US4719411A (en)* | 1985-05-13 | 1988-01-12 | California Institute Of Technology | Addressable test matrix for measuring analog transfer characteristics of test elements used for integrated process control and device evaluation |
| US4961053A (en)* | 1985-07-24 | 1990-10-02 | Heinz Krug | Circuit arrangement for testing integrated circuit components |
| US4791364A (en)* | 1985-08-20 | 1988-12-13 | Thermonics Incorporated | Thermal fixture for testing integrated circuits |
| US4715928A (en)* | 1985-09-27 | 1987-12-29 | Hamby Bill L | Flexible printed circuits and methods of fabricating and forming plated thru-holes therein |
| US4853627A (en)* | 1985-12-23 | 1989-08-01 | Triquint Semiconductor, Inc. | Wafer probes |
| US4776747A (en)* | 1986-01-03 | 1988-10-11 | Motorola Inc. | High speed integrated circuit handler |
| US4868068A (en)* | 1986-03-31 | 1989-09-19 | Hitachi, Ltd. | IC wiring connecting method and resulting article |
| US4951601A (en)* | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
| US4764485A (en)* | 1987-01-05 | 1988-08-16 | General Electric Company | Method for producing via holes in polymer dielectrics |
| US5084671A (en)* | 1987-09-02 | 1992-01-28 | Tokyo Electron Limited | Electric probing-test machine having a cooling system |
| US4820976A (en)* | 1987-11-24 | 1989-04-11 | Advanced Micro Devices, Inc. | Test fixture capable of electrically testing an integrated circuit die having a planar array of contacts |
| US4926118A (en)* | 1988-02-22 | 1990-05-15 | Sym-Tek Systems, Inc. | Test station |
| US4936950A (en)* | 1988-04-22 | 1990-06-26 | U.S. Philips Corporation | Method of forming a configuration of interconnections on a semiconductor device having a high integration density |
| US4926117A (en)* | 1988-05-02 | 1990-05-15 | Micron Technology, Inc. | Burn-in board having discrete test capability |
| US5512397A (en)* | 1988-05-16 | 1996-04-30 | Leedy; Glenn J. | Stepper scanner discretionary lithography and common mask discretionary lithography for integrated circuits |
| US5654127A (en)* | 1988-05-16 | 1997-08-05 | Elm Technology Corporation | Method of making a tester surface with high density probe points |
| US6891387B2 (en)* | 1988-05-16 | 2005-05-10 | Elm Technology Corporation | System for probing, testing, burn-in, repairing and programming of integrated circuits |
| US5020219A (en)* | 1988-05-16 | 1991-06-04 | Leedy Glenn J | Method of making a flexible tester surface for testing integrated circuits |
| US6288561B1 (en)* | 1988-05-16 | 2001-09-11 | Elm Technology Corporation | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US6838896B2 (en)* | 1988-05-16 | 2005-01-04 | Elm Technology Corporation | Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus |
| US5225771A (en)* | 1988-05-16 | 1993-07-06 | Dri Technology Corp. | Making and testing an integrated circuit using high density probe points |
| US4924589A (en)* | 1988-05-16 | 1990-05-15 | Leedy Glenn J | Method of making and testing an integrated circuit |
| US4849689A (en)* | 1988-11-04 | 1989-07-18 | Cascade Microtech, Inc. | Microwave wafer probe having replaceable probe tip |
| US5055780A (en)* | 1989-03-09 | 1991-10-08 | Mitsubishi Denki Kabushiki Kaisha | Probe plate used for testing a semiconductor device, and a test apparatus therefor |
| US4983250A (en)* | 1989-06-16 | 1991-01-08 | Microelectronics And Computer Technology | Method of laser patterning an electrical interconnect |
| US5047711A (en)* | 1989-08-23 | 1991-09-10 | Silicon Connections Corporation | Wafer-level burn-in testing of integrated circuits |
| US5012187A (en)* | 1989-11-03 | 1991-04-30 | Motorola, Inc. | Method for parallel testing of semiconductor devices |
| US4968931A (en)* | 1989-11-03 | 1990-11-06 | Motorola, Inc. | Apparatus and method for burning in integrated circuit wafers |
| US5216223A (en)* | 1990-02-26 | 1993-06-01 | Siegfried Straemke | Plasma treatment apparatus |
| US5310410A (en)* | 1990-04-06 | 1994-05-10 | Sputtered Films, Inc. | Method for processing semi-conductor wafers in a multiple vacuum and non-vacuum chamber apparatus |
| US5070297A (en)* | 1990-06-04 | 1991-12-03 | Texas Instruments Incorporated | Full wafer integrated circuit testing device |
| US5325052A (en)* | 1990-11-30 | 1994-06-28 | Tokyo Electron Yamanashi Limited | Probe apparatus |
| US5323107A (en)* | 1991-04-15 | 1994-06-21 | Hitachi America, Ltd. | Active probe card |
| US5495179A (en)* | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
| US5354695A (en)* | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
| US5592018A (en)* | 1992-04-08 | 1997-01-07 | Leedy; Glenn J. | Membrane dielectric isolation IC fabrication |
| US5336992A (en)* | 1992-06-03 | 1994-08-09 | Trw Inc. | On-wafer integrated circuit electrical testing |
| US5434513A (en)* | 1992-08-10 | 1995-07-18 | Rohm Co., Ltd. | Semiconductor wafer testing apparatus using intermediate semiconductor wafer |
| US5453404A (en)* | 1992-10-13 | 1995-09-26 | Leedy; Glenn | Method for making an interconnection structure for integrated circuits |
| US5323035A (en)* | 1992-10-13 | 1994-06-21 | Glenn Leedy | Interconnection structure for integrated circuits and method for making same |
| US5521522A (en)* | 1992-11-13 | 1996-05-28 | Tokyo Electron Limited | Probe apparatus for testing multiple integrated circuit dies |
| US5555422A (en)* | 1993-03-10 | 1996-09-10 | Co-Operative Facility For Aging Tester Development | Prober for semiconductor integrated circuit element wafer |
| US5517126A (en)* | 1993-03-18 | 1996-05-14 | Tokyo Electron Limited | Probe apparatus |
| US5510724A (en)* | 1993-05-31 | 1996-04-23 | Tokyo Electron Limited | Probe apparatus and burn-in apparatus |
| US5614837A (en)* | 1993-05-31 | 1997-03-25 | Tokyo Electron Limited | Probe apparatus and burn-in apparatus |
| US5532610A (en)* | 1993-08-25 | 1996-07-02 | Nec Corporation | Apparatus for testing semicondctor wafer |
| US5457380A (en)* | 1994-05-11 | 1995-10-10 | Genrad, Inc. | Circuit-test fixture that includes shorted-together probes |
| US5963027A (en)* | 1997-06-06 | 1999-10-05 | Cascade Microtech, Inc. | Probe station having environment control chambers with orthogonally flexible lateral wall assembly |
| US6762611B2 (en)* | 2000-12-05 | 2004-07-13 | Infineon Techologies Ag | Test configuration and test method for testing a plurality of integrated circuits in parallel |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080135752A1 (en)* | 2003-01-21 | 2008-06-12 | Canon Kabushiki Kaisha | Probe-Holding Apparatus, Sample-Obtaining Apparatus, Sample-Processing Apparatus, Sample-Processsing Method and Sample-Evaluating Method |
| US7531797B2 (en)* | 2003-01-21 | 2009-05-12 | Canon Kabushiki Kaisha | Probe-holding apparatus, sample-obtaining apparatus, sample-processing apparatus, sample-processing method and sample-evaluating method |
| US20060273809A1 (en)* | 2004-04-21 | 2006-12-07 | Formfactor, Inc. | Method of designing an application specific probe card test system |
| US8581610B2 (en)* | 2004-04-21 | 2013-11-12 | Charles A Miller | Method of designing an application specific probe card test system |
| US20070245808A1 (en)* | 2004-07-21 | 2007-10-25 | Afore Oy | Pressure Testing Apparatus and Method for Pressure Testing |
| US7595653B2 (en)* | 2004-07-21 | 2009-09-29 | Afore Oy | Pressure testing apparatus and method for pressure testing |
| US20070205789A1 (en)* | 2006-03-01 | 2007-09-06 | Matthias Heinke | Device for final inspection |
| US7589545B2 (en)* | 2006-03-01 | 2009-09-15 | Atmel Germany Gmbh | Device for final inspection |
| US8063656B1 (en)* | 2009-03-13 | 2011-11-22 | Xilinx, Inc. | Method of enabling a circuit board analysis |
| US20150234737A1 (en)* | 2014-02-14 | 2015-08-20 | Samsung Electronics Co., Ltd. | Test system of system on chip and test method thereof |
| US9658949B2 (en)* | 2014-02-14 | 2017-05-23 | Samsung Electronics Co., Ltd. | Test system of system on chip and test method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US20020005729A1 (en) | 2002-01-17 |
| TW297145B (en) | 1997-02-01 |
| US6891387B2 (en) | 2005-05-10 |
| EP0832438A1 (en) | 1998-04-01 |
| JPH11512231A (en) | 1999-10-19 |
| KR19990022254A (en) | 1999-03-25 |
| US6838896B2 (en) | 2005-01-04 |
| US6288561B1 (en) | 2001-09-11 |
| CN1116613C (en) | 2003-07-30 |
| KR100424693B1 (en) | 2004-07-27 |
| WO1996041204A1 (en) | 1996-12-19 |
| US20040222809A1 (en) | 2004-11-11 |
| US5749698A (en) | 1998-05-12 |
| CN1191019A (en) | 1998-08-19 |
| EP0832438A4 (en) | 1998-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6288561B1 (en) | Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus | |
| US7170091B2 (en) | Probe look ahead: testing parts not currently under a probehead | |
| US6265888B1 (en) | Wafer probe card | |
| US7694246B2 (en) | Test method for yielding a known good die | |
| US5831445A (en) | Wafer scale burn-in apparatus and process | |
| US5489538A (en) | Method of die burn-in | |
| TWI384088B (en) | Test equipment of semiconductor devices | |
| US7733106B2 (en) | Apparatus and method of testing singulated dies | |
| EP0583585A2 (en) | Individually powering-up unsingulated dies on a wafer | |
| EP0579993A1 (en) | Testing and exercising individual, unsingulated dies on a wafer | |
| US8466702B2 (en) | Test system and substrate unit for testing | |
| KR20000035434A (en) | Structures for wafer level test and burn-in | |
| US20100244879A1 (en) | Apparatus for mass die testing | |
| US5532600A (en) | Method of and apparatus for evaluating reliability of metal interconnect | |
| KR20210128739A (en) | A semiconductor device test device and an automatic test equipment having the same | |
| KR100821095B1 (en) | Semiconductor test apparatus and test method | |
| Farabow et al. | US PATENT DOCUMENTS | |
| US6900655B2 (en) | Determination of whether integrated circuit is acceptable or not in wafer-level burn-in test | |
| WO2000057196A1 (en) | Wafer probe card | |
| JP2023161949A (en) | Test method, manufacturing method, panel level package, and test device | |
| Markley | Beam lead device and hybrid microcircuit testing | |
| JPH05211214A (en) | Ic marking circuit | |
| JPH04343244A (en) | Semiconductor memory device | |
| Keezer et al. | Test Techniques for Multichip Modules |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCB | Information on status: application discontinuation | Free format text:ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |