US20010006347A1 - Redundancy circuitry for programmable logic devices with interleaved input circuits - Google Patents

Abstract

Redundant circuitry is provided for a programmable logic device that uses an interleaved input multiplexer circuit arrangement. The programmable logic device has at least one row of logic regions and has multiple columns, each of which contains one of the interleaved input multiplexers and one of the logic regions. A set of conductors associated with the row of logic regions is used to convey signals between the logic regions. Each interleaved logic region distributes logic signals from the conductors in the row to two adjacent logic regions. Bypass circuitry is provided in each column for bypassing the interleaved input multiplexer and logic region in that column. If a defect is detected in a column during testing of the device, the manufacturer can repair the device using the bypass circuitry to bypass that column. Spare logic is provided to replace the circuitry lost when a defective column is bypassed.

Description

• This application is a continuation of U.S. patent application Ser. No. 09/527,903, filed Mar. 17, 2000, hereby incorporated by reference in its entirety, which is a continuation of U.S. patent application Ser. No. 09/082,081, filed May 20, 1998, now U.S. Pat. No. 6,107,820, hereby incorporated by reference herein in its entirety, which claims the benefit of U.S. provisional application Ser. No. 60/047,610, filed May 23, 1997.[0001]
BACKGROUND OF THE INVENTION
• This invention relates to programmable logic devices, and more particularly, to redundancy circuitry for repairing programmable logic devices containing defects.[0002]
• Programmable logic devices are integrated circuits that may be programmed to perform custom logic functions. Integrated circuit fabrication techniques are not perfect, so occasionally a programmable logic device may be fabricated with a defect. Unless the defect can be repaired before the logic device is put into use, the logic device must be discarded. Discarding such a device is wasteful, particularly when a defect is relatively minor. As a result, various redundancy schemes have been developed that allow spare circuitry to be switched into place to repair a defective portion of a circuit.[0003]
• The difficulty of implementing a suitable redundancy scheme for a given logic device architecture depends on the attributes of the architecture. For example, there are difficulties associated with providing redundancy for programmable logic devices that use interleaved multiplexer circuitry to distribute signals to logic array blocks. Because adjacent logic array blocks share signal routing resources in such arrangements, the occurrence of a defect in one logic array block can affect an adjacent and otherwise defect-free logic array block. Although it might be possible to use a redundancy scheme in which both of these affected logic array blocks are replaced upon detection of a defect, such a scheme would necessarily involve bypassing at least one defect-free logic array block. A redundancy scheme that uses logic resources more efficiently would be desirable.[0004]
• It is therefore an object of the present invention to provide a redundancy arrangement for programmable logic devices with interleaved input circuits.[0005]
SUMMARY OF THE INVENTION
• This and other objects of the invention are accomplished in accordance with the principles of the present invention by providing redundant circuitry for a programmable logic device that uses interleaved input multiplexer circuits to distribute signals to adjacent logic regions. The programmable logic device has at least one row of logic regions and has multiple columns, each of which contains one of the interleaved input multiplexers and one of the logic regions. A set of conductors associated with the row of logic regions is used to convey signals between logic regions.[0006]
• Each interleaved input multiplexer circuit distributes logic signals from the conductors in the row to two adjacent logic regions. One of the logic regions to which the signals are distributed is in the same column as the interleaved input multiplexer circuit. The other logic region to which the signals are distributed is in an adjacent column.[0007]
• Bypass circuitry is provided in each column for bypassing the interleaved input multiplexer and logic region in that column. During manufacturing of the device, the device is tested to determine if any of the columns contain defective circuitry. If a defect is detected in a column, the manufacturer can repair the device by configuring the bypass circuitry to bypass that column during use of the device.[0008]
• During programming of the programmable logic device, a user supplies programming data to the device that directs the various logic components on the device to perform desired logical functions. If a column of circuitry contains a defect, circuitry previously configured by the manufacturer shifts the programming data originally intended for that column into an adjacent column. The programming data originally intended for the adjacent column and each successive column of logic in the row is also shifted.[0009]
• A spare column of logic is provided at the end of the row to receive the shifted programming data from the last column of regular logic when the programming data for the various columns of logic is being shifted to accommodate the bypassing of a defective column. The spare logic makes up for the logic that is lost when the defective column is bypassed. As a result, the same number of logic regions are used regardless of whether the device is repaired following detection of a defect or was defect free initially.[0010]
• Outputs from the logic regions are applied to the conductors using programmable drivers. The drivers associated with each column typically form a unique pattern of connections to the conductors. When programming data is shifted to a successive column daring repair of a defect, the programming data associated with the drivers is also shifted to the successive column. In one arrangement, the programmable logic device uses programming data redirecting circuitry to redirect the shifted programming data for the drivers back to the drivers in the original column. In another arrangement, auxiliary drivers are provided in each column. The auxiliary drivers in each column form the same pattern of connections to the conductors that are formed by the normal drivers in the previous column. When a column containing a defect is repaired, the auxiliary drivers in successive columns are used in place of the normal drivers to ensure that the outputs of the logic regions in the successive columns are directed to the same destinations that they would have been directed to had the programming data not been shifted.[0011]
• The logic regions are preferably programmable logic array blocks, each of which contains a plurality of programmable logic elements based on a four-input look-up table or based on product term logic.[0012]
• Two sets of logic array blocks may be provided in a row. In this type of arrangement, a single spare logic array block may be provided in the center of the row. This reduces the overhead associated with redundancy, because the two sets of logic array blocks in the row can share the spare logic array block.[0013]
• Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.[0014]
BRIEF DESCRIPTION OF THE DRAWINGS
• FIG. 1 is a circuit diagram of a portion of an illustrative programmable logic device with a redundancy arrangement in accordance with the present invention.[0015]
• FIG. 2 is a more detailed circuit diagram of a portion of a programmable logic device of the type shown in FIG. 1.[0016]
• FIG. 3 is a circuit diagram of a portion of the programmable logic device of FIG. 2 showing the interleaved input multiplexer circuits in more detail.[0017]
• FIG. 4 is a circuit diagram showing the circuitry used to route programming data to various portions of the programmable logic device of the present invention.[0018]
• FIG. 5 is a circuit diagram showing the output driver connections that are made between logic array blocks and horizontal conductors in a programmable logic device in accordance with the present invention.[0019]
• FIG. 6 is a circuit diagram showing an arrangement for reducing the overhead associated with providing redundancy in accordance with the present invention.[0020]
• FIG. 7 is a diagram of a data processing system in which a programmable logic device having the redundancy circuitry of the present invention may be used.[0021]
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
• Programmable logic devices are integrated circuits that contain logic that may be reconfigured or “programmed” by a user to perform custom logic functions. At their most basic level, programmable logic devices are based on programmable switches or connectors. Such programmable components may use random-access memory, read-only memory, erasable programmable read-only memory, electrically-erasable programmable read-only memory, fuses, antifuses, ferro-electric elements, or other suitable programmable component technology.[0022]
• Programmable logic devices that contain redundant or spare circuitry may be configured by a manufacturer during the manufacturing process to repair portions of the circuit that are determined to be defective.[0023]
• A programmable logic device integrated circuit having a redundancy arrangement in accordance with the present invention is shown in FIG. 1.[0024]Programmable logic device10 preferably has one or more rows of logic array blocks12, although the principles of the invention are applicable to programmable logic devices containing any suitable type of programmable logic region. The logic array blocks12 in a row are interconnected byhorizontal conductors14. If more than one row of logic array blocks12 is desired, suitable vertical conductors and associated programmable routing circuitry (not shown) may be used to convey logic signals between rows. To avoid over-complicating the drawings, only a single row of logic array blocks12 is shown in FIG. 1. In addition, not all of the components oflogic device10 are shown in FIG. 1. For example, details of the input/output circuitry fordevice10 are not shown in FIG. 1.
• Each logic array block[0025]12 preferably contains a number ofprogrammable logic elements16.Logic elements16 and other programmable logic circuitry inprogrammable logic device10 may be programmed by a user to perform various logic functions.Logic elements16 may be based on look-up table logic, product term logic, or any other suitable type of programmable logic. If desired,logic elements16 may contain register logic for registering various logic signals.
• [0026]Programmable logic device10 has multiple columns each of which contains a logic array block12 and an interleavedinput multiplexer circuit18. Interleavedmultiplexer circuits18 are used to distribute logic signals fromhorizontal conductors14 to logic array blocks12. Each interleavedinput multiplexer circuit18 distributes signals to two adjacent logic array blocks12 viaconductors20. One of the array blocks12 to which the signals are distributed is in the same column as the interleavedinput multiplexer circuit18. The other logic array block12 to which the signals are distributed is in an adjacent column. Although conductors likeconductors14 andconductors20 are depicted as single lines in FIG. 1, each such line typically represents multiple parallel signal conductors.
• In each row of[0027]device10 there is preferably at least one spare logic array block12 and at least one spare interleavedinput multiplexer circuit18. The location of such spare circuitry within a row of logic array blocks12 is not critical. For example, spare circuitry may be located at either end of a row or may be located in the center of a row if desired.
• During the manufacturing process,[0028]device10 is tested by the manufacturer. If a defect is located in one of logic array blocks12 or one of interleavedinput multiplexer circuits18,device10 may be repaired by replacing the logic array block12 and interleavedinput multiplexer circuit18 in the defective column using the spare circuitry.
• Replacing the defective circuitry typically involves configuring the device so that logic signals that were originally provided to the inputs of the defective circuitry are redirected to unaffected circuitry that is adjacent to the defective circuitry. For example, if it is determined that there is a defect located in the column containing logic array block[0029]12aand interleaved input multiplexer circuit18a(column N−1), bypass circuit22aassociated with that column may be used to redirect signals that would normally have been provided to inputs20aof logic array block12ato inputs20boflogic array block12bin columnN. Bypass circuit22bin column N,bypass circuit22cin column N+1, and the bypass circuits in other columns are not used.
• Each logic array block[0030]12 in a row typically makes output connections to thehorizontal conductors14 in the row using a different pattern of drivers. As a result, replacing the defective circuitry also involves redirecting the outputs of some of the logic array blocks so that the outputs of the repaired row of logic array blocks are connected tohorizontal conductors14 in the same way that the outputs would have been connected tohorizontal conductors14 if the circuit had been defect free. This ensures that the output signals from each logic array block are directed to the same destinations that they would have been directed to had the circuit not contained a defect. A repaired circuit therefore works identically to a defect-free circuit.
• For example, if it is determined that there is a defect located in logic array block[0031]12aor interleaved input multiplexer circuit18ain column N−1, output redirecting circuitry24amay be used to redirect the signals atoutputs26bback to driver paths28a. Because this allows the same pattern of driver connections to be used to connectoutputs26btoconductors14 that would have been used to connect outputs26atoconductors14 had there been no defect, this arrangements ensures that the output signals fromlogic array block12bare directed to the same destinations that the output signals from logic array block12awould have been directed had logic array block12aor interleaved input multiplexer circuit18anot been defective.
• Because[0032]outputs26boflogic array block12bare redirected to driver paths28a, outputs26cmust be redirected to driver paths28bbyoutput redirecting circuit24b.The outputs of the logic array blocks12 in successive columns to the left oflogic array block12cuse similaroutput redirecting circuits24 to shift output signals to the output drivers in previous columns immediately to their right.
• If desired, the original output driver patterns of a circuit can be preserved during replacement of defective circuitry using other output redirecting circuitry arrangements. For example, the output redirecting circuitry arrangement may have[0033]auxiliary driver paths28′ that can be used in place of the circuitry ofnormal driver paths28. Eachauxiliary driver path28′ uses same pattern of drivers to connect its associated logic array block outputs toconductors14 that are used by thenormal driver path28 in the previous column.
• If no defective circuitry is found, each logic array block is connected to[0034]conductors14 using is associatednormal driver path28. If it is determined that a column contains a defect, the logic array blocks12 to the right of the defective column are connected toconductors14 usingnormal driver paths28 and the logic array blocks12 to the left of the defective column are connected toconductors14 usingauxiliary driver paths28′. For example, if logic array block12ais defective, the outputs of each logic array block12 to the right of logic array block12aare connected toconductors14 using a respective one ofnormal driver paths28. However, the outputs oflogic array block12band each logic array block12 to the left oflogic array block12bare connected toconductors14 usingauxiliary driver paths28′.
• FIG. 2 is a more detailed circuit diagram of a portion of a programmable logic device of the type shown in FIG. 1. The portion of the[0035]programmable logic device30 shown in FIG. 2 has a single row and multiple columns oflogic elements32 that are interconnected byhorizontal conductors34. A number ofsuch logic elements32 in each column are preferably grouped together to form a logic array block in each column, as shown in FIG. 1. This level of detail is not shown in FIG. 2 to avoid over-complicating the drawings.Programmable logic device30 also preferably contains multiple rows of such logic array blocks each of which contains the same type of logic element arrangement. The logic array blocks in other rows may be interconnected with the row of logic array blocks containing the row oflogic elements32 depicted in FIG. 2 using vertical conductors (not shown) to route signals between various rows ofhorizontal conductors34. Although there are only fourlogic elements32 in the row oflogic elements32 shown in FIG. 2,logic device30 may have any suitable number oflogic elements32.
• [0036]Logic elements32 may be based on any suitable type of logic such as product term logic or look-up table logic and may contain register logic if desired.Logic elements32 may have any suitable number of inputs and outputs. In the illustrative arrangement of FIG. 2,logic elements32 have inputs A, B, C, and D, which may be, for example, the inputs to a standard four-input look-up table circuit.Logic elements32 of FIG. 2 each have an L output and a G output which may be the outputs from a standard look-up table circuit.
• Signals from[0037]horizontal conductors34 are provided to inputmultiplexer circuits36 byprogrammable multiplexers38 and localvertical conductors40.Input multiplexer circuits36 preferably extend past all of thelogic elements32 in a given logic array block.Programmable multiplexers38 may be programmed by a user ofdevice30 to connect selectedhorizontal conductors34 to localvertical conductors40. Local horizontal conductors42 are used to direct signals from theinput multiplexer circuits36 to thelogic elements32.
• An illustrative set of[0038]input multiplexer circuits36 andlogic elements32 is shown in more detail in FIG. 3. As shown in FIG. 3, signals on the four localvertical conductors40 associated with eachinput multiplexer circuit36 may be selectively routed to the intersecting local horizontal conductors42 byprogrammable connectors43. The operation ofprogrammable connectors43 is controlled by data instorage cells45.
• Each[0039]multiplexer47 directs one of the four horizontal conductors42 connected to its input to an input of alogic element32. Eachprogrammable multiplexer38 is preferably formed from a number of individualprogrammable connectors49.
• In the depicted embodiment of FIG. 2, there are four columns of[0040]logic elements32.Logic elements32b,32c,and32dare regular logic elements. Logic element32ais a spare orredundant logic element32. During the manufacturing process,device30 is tested for defects. If it is determined thatdevice30 is defect free, spare logic element32aneed not be used. If a defect is located in a column, the defect can be bypassed by bypassing the logic in that column. In addition, the circuitry of spare logic element32acan be shifted into place to replace circuitry lost in the bypassed column (i.e., the bypassed logic element).
• Each[0041]logic element32 can receive signals from four associatedinput multiplexer circuits36. For example,logic element32cmay receive signals frominput multiplexer circuits36eand36f(via-the local horizontal conductors42aconnected to the A and C inputs oflogic element32c) andinput multiplexer circuits36gand36h(via the localhorizontal conductors42b′connected to the B and D inputs oflogic element32cwith multiplexers44).
• Adjacent[0042]input multiplexer circuits36 are interleaved with one another because they share a common set of local horizontal conductors42. For example,input multiplexer circuit36eis interleaved withinput multiplexer circuit36fbecause the local horizontal conductors42 that pass throughinput multiplexer36ealso pass throughinput multiplexer36f.
• Local horizontal conductors[0043]42asupply signals frominput multiplexer circuits36 directly to logic element inputs A and C. Localhorizontal conductors42bsupply signals frominput multiplexer circuits36 to logic element inputs B and D viabypass multiplexers44.
• During the manufacturing process,[0044]device30 is tested to determine whether or notdevice30 contains defective circuitry. If testing indicates thatdevice30 is defect free, no bypassing is needed.Bypass multiplexers44 are therefore configured to pass signals from the localhorizontal conductors42bthat are directly connected to their inputs to logic element inputs B and D via multiplexer outputs46. If testing indicates thatdevice30 contains a defect in one of thelogic elements32 orinput multiplexer circuits36 in a column, the manufacturer configures theappropriate bypass multiplexers44 so that the defective logic in that column is bypassed.
• For example, if a defect is detected in[0045]logic element32cor in interleavedinput multiplexer circuits36eor36fofcolumn2,bypass multiplexers44′ may be configured to route the signals from localhorizontal conductors42b′ to the B and D inputs oflogic element32bincolumn3 viabypass conductors48, rather than to the B and D inputs oflogic element32cofcolumn2 viaoutputs46′.
• The pathways that supply programming data to the logic of[0046]device30 are preferably configured by the manufacturer so that the programming data with which theuser programs device30 is routed to the appropriate logic during device programming. For example, the programming data that would have been used for theprogrammable multiplexers38′ associated with interleavedinput multiplexer circuits36eand36fhadcircuits36eand36fbeen used is directed toprogrammable multiplexers38″. The programming data that would have been used to configurelogic element32cis provided tologic element32b.The programming data that would have been used to establish the pattern programmable connections between localvertical conductors40′ and localhorizontal conductors42aand42b″ in interleavedinput multiplexers36eand36fofcolumn2 is provided to interleavedinput multiplexer circuits36cand36dofcolumn3.
• Another change that is made when defective logic circuitry is bypassed relates to the paths of the logic element output signals provided to[0047]conductors34. When there is no defective circuitry, theoutput multiplexers50 that are associated with eachlogic element32 direct the L and G outputs of thatlogic element32 directly tohorizontal conductors34. For example, multiplexers50′ direct the L and G outputs oflogic element32ctohorizontal conductors34 viadrivers52′ andpaths54′ andmultiplexers50″ direct the L and G outputs oflogic element32btohorizontal conductors34 viadrivers52″ andpaths54″. When it is determined thatdevice30 contains defective circuitry,multiplexers50 are configured so that the output signals are directed to thehorizontal conductors34 using the same driver patterns that were used when there was no defective circuitry.
• For example, if a defect is detected in[0048]logic element32cor in interleavedinput multiplexer circuits36eor36fofcolumn2,multiplexers50′ and paths58′ are used to redirect the output signals fromlogic element32bincolumn3 to thedrivers52′ associated with bypassedlogic element32cincolumn2. Similarly, multiplexers50″ direct the outputs from spare logic element32ain the redundant or spare column back to thedrivers52″ that were originally associated withlogic element32bincolumn3. This arrangement allows the pattern ofconnections56 betweenpaths54 andhorizontal conductors34 that are associated with each set ofdrivers52 to be preserved even if some of the circuitry ondevice30 is rearranged during the replacement of defective circuitry by spare circuitry.
• Each set of[0049]driver connections56 typically drives a different pattern ofhorizontal conductors34. As a result, preserving the pattern ofdriver connections56 that are used ensures that the logic element output signals for a givenlogic element32 reach their intended destinations.
• [0050]Drivers54 are preferably programmable to either an on state or an off state. If desired, eachdriver54 can drive more than oneconductor34. Unlike the programming data for thelogic element32 andinput multiplexer36 in a defective column, which is shifted to anon-defective logic element32 and a non-defective input multiplexer in an adjacent column, the programming data for the drivers in the defective column is ultimately not shifted. This is shown in FIG. 4.
• The programming arrangement of FIG. 4 has multiple vertical chains of[0051]programming storage cells60. The programming data loaded intostorage cells60 configures the programmable logic with which thecells60 are associated. Each column ofcells60 is associated with a different column oflogic elements32,input multiplexer circuits36, andprogrammable multiplexers38 indevice30 in FIG. 2. For example, the redundant column ofcells60 of FIG. 4 may be associated with redundant logic element32aof FIG. 2,column3 ofcells60 may be associated withlogic element32b,column2 ofcells60 may be associated withlogic element32c, andcolumn1 ofcells60 may be associated withlogic element32d.
• To program the device, programming data supplied to input[0052]line62 is serially clocked into the data registers64. If no defective circuitry is detected,multiplexers68 are configured to shift the programming data forcolumns1,2, and3 into data registers66b,66c, and66d. The programming data inregisters66b,66c, and66dis clocked into the vertical chains ofcells60 incolumns3,2, and1 respectively.
• If defective circuitry is detected (e.g., in column[0053]2), multiplexers68 are configured to shift the programming data that would normally have traveled down the vertical chain ofcells60 incolumn2 tocolumn3 and the programming data that would normally have traveled down the vertical chain ofcells60 incolumn3 to the redundant or spare column. The programming data forcolumn1 is unaffected.
• Shifting the programming data for[0054]logic elements32,input multiplexer circuits36, andprogrammable multiplexers38 allows the logic functions originally to be performed by the circuitry that was found to be defective to be performed by defect-free circuitry. The multiplexer arrangement of FIG. 2 redirects the output signals of each shifted logic element back to the original column during use of the device so that the original drivers are used. This requires that the programming data for these drivers be shifted back to the original column containing the defective circuitry during device programming rather than remain in the column to which it was shifted.
• As shown in FIG. 4, programming data for the various components of the device are loaded serially. For example, all of the programming data for the drivers in a row of logic array blocks may be loaded before loading the programming data for the logic elements, the input multiplexer circuits, and the[0055]programmable multiplexers38 for that row. Shiftingmultiplexers70 are used to selectively redirect the driver programming data back to the row in which that data was originally to be used before detection of the defect. For example, ifcolumn2 contains a defective circuit, the programming data originally intended for the drivers incolumn2 is shifted intocolumn3 with the rest of the shiftedcolumn2 programming data bymultiplexers68′ , but is redirected back intocolumn2 and into theappropriate cells60′ viapath72 andmultiplexer70′.
• Because programming data is loaded serially from the top of each columns of[0056]cells60, configuringmultiplexer70′ to redirect the programming data for thecolumn2 drivers back tocolumn2 fromcolumn3 causes all the other programming data that passes throughmultiplexer70′ to be directed tocolumn2 even if that data is forcolumn3 circuitry.Multiplexer74′ is therefore used to ensure that the programming data that is directed back tocolumn2 bymultiplexer70 is directed back tocolumn3, so that the programmable logic associated withcolumn3 is programmed correctly. Theother multiplexers70 and74 are also configured to direct the programming data for the drivers and other circuit components to the appropriate cells toprogram device30.
• The programming data for[0057]drivers52 does not need to be rerouted back to its original column if each column of logic is provided with an auxiliary set of drivers that may be used whenever logic is shifted during repair of a defective logic region. One suitable arrangement of this type is shown in FIG. 5. As shown in FIG. 5, the L and G outputs oflogic elements76 may be connected tohorizontal conductors78 through eithernormal drivers80 orauxiliary drivers82. If a column has no defects, then the outputs of thelogic elements76 in that column are provided tohorizontal conductors78 through thenormal drivers80.
• For example, if there are no defects in the logic of[0058]column2, the L and G outputs oflogic element76aare applied tohorizontal conductors78 vianormal drivers80 andconnections84 and86. If there is a defect incolumn2, the logic functions that are normally performed by the logic oflogic element76aare performed bylogic element76b. This is accomplished by configuring the device so that the programming data originally intended for the logic ofcolumn2 is shifted intocolumn3 during device programming. In order to retain the same pattern of output driver connections incolumn3 that would have been used incolumn2, the L and G outputs oflogic element76bare applied tohorizontal conductors78 viaauxiliary drivers82 andconnections88 and90.
• The[0059]auxiliary drivers82 associated with each column make the same connections to thehorizontal conductors78 as thenormal drivers80 associated with the previous column (i.e., the next column to the right). For example,connections88 and90, which are connections associated with theauxiliary drivers82 for the L and G outputs incolumn3, are connected to the same horizontal conductors asconnections84 and86, which are connections associated with theregular drivers80 for the L and G outputs incolumn2. Ifcolumn2 contains a defect, thelogic element76 incolumn1 usesnormal drivers80 and the logic element incolumn2 is not used. The logic elements incolumn3 and the redundant column useauxiliary drivers82.
• As shown in FIG. 2,[0060]input multiplexer circuits36aand36jare “end caps.” End caps are active input multiplexer circuits that provide symmetry to the layout ofdevice30 and facilitate the programming ofdevice30 by reducing potential software fitting problems. Input multiplexer circuit36aprovides symmetry by balancinginput multiplexer circuit36d, which is located on the opposite side of logic element32aandinput multiplexer circuit36jprovides symmetry by balancing input multiplexer circuitry36g, which is located on the opposite side oflogic element32d.
• If a defect is detected in an input multiplexer adjacent to an end cap, programming data is shifted somewhat differently than when a defect is detected in the middle of a row of logic elements. In particular, the programming data for four logic components (one logic element and three input multiplexer circuits) is shifted rather than the programming data for three components (one logic element and two input multiplexer circuits). For example, if a defect is detected in input multiplexer circuit[0061]36iofdevice30 in FIG. 2, the programming data for the following regions of logic is shifted: input multiplexer circuit36i(shifted to input multiplexer circuit36g),logic element32d(shifted tologic element32c),input multiplexer circuit36h(shifted to inputmultiplexer36f), and input multiplexer circuit36g(shifted to inputmultiplexer circuit36e). This switching arrangement is equivalent to shifting only the programming data associated with input multiplexer circuit36i.
• In certain situations it may be desirable to reduce the overhead costs associated with providing spare circuitry. As shown in FIG. 6, programmable[0062]logic array device92 may be contain an array oflogic regions94, each of which has two groups of logic array blocks (GOLs)96. EachGOL96 contains two sets of logic array blocks98. Spare logic array blocks100 may be provided in the center of the two sets of logic array blocks98 per row in eachlogic region94. A redundancy scheme such as the one shown in FIG. 2 may be used to repairlogic regions94 using spare logic array blocks100. Because spare logic array blocks100 are centrally located, it is only necessary to provide a single sparelogic array block100 for each row containing two sets of logic array blocks98, rather than providing two such spare logic array blocks100, thereby reducing overhead.
• The foregoing arrangements are typically used in programmable logic devices that are made part of larger systems. FIG. 7 shows a[0063]programmable logic device102 containing the redundancy circuitry of this invention in use in a digitaldata processing system104.Data processing system104 may include one or more of the following components: aprocessor106,memory108, I/O circuitry110, andperipheral drivers112. These components are coupled together by asystem bus114 and populate acircuit board116 that is contained insystem104.
• [0064]System104 may be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable logic is desirable.Programmable logic device102 may be used to perform a variety of different logic functions. For example,programmable logic device102 may be configured as a processor or controller that works in cooperation withprocessor106.Programmable logic device102 may also be used as an arbiter for arbitrating access to a shared resource insystem104. In yet another example,programmable logic device102 may be configured as an interface betweenprocessor106 and one of the other components insystem104.
• The programmable connections made between various components in the programmable logic devices of the present invention can be implemented in any of a wide variety of ways. For example, each programmable connection can be a relatively simple programmable connector such as a switch or a plurality of switches for connecting any one of several inputs to an output. Each such connection may be configured using a memory cell such as a random-access memory cell. Alternatively, programmable connectors can be somewhat more complex elements which are capable of performing logic (e.g., by logically combining several of their inputs) as well as making connections. For example, each programmable connection can use product term logic, implementing functions such as AND, NAND, OR, or NCR. Examples of components suitable for implementing programmable connections are erasable programmable read-only memories (EPROMs), electrically-erasable programmable read-only memories (EEPROMs), pass transistors, transmission gates, antifuses, laser fuses, metal optional links, etc. These programmable components may be controlled by various programmable function control elements or memory cells, which store the configuration data used to control the programmable components and various programmable logic circuits. Examples of suitable function control elements include static random-access memory (SPAM) cells, dynamic random-access memory (DRAM) cells, first-in first-out cells, EPROMs, EEPROMs, function control registers (e.g., as in Wahlstrom U.S. Pat. No. 3,473,160), ferroelectric memories, fuses, antifuses, or the like. From the various examples mentioned above it will be seen that this invention is applicable both to one-time-only programmable and reprogrammable devices.[0065]
• The foregoing is merely illustrative of the principles of this invention and various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention.[0066]

Claims (25)

What is claimed is:

1. A programmable logic device comprising:

programmable logic regions and interleaved multiplexers that are arranged in a row comprising a plurality of columns that include a spare column, each one of the columns including one of the programmable logic regions and one of the interleaved multiplexers, and wherein the interleave multiplexers and the programmable logic regions are arranged in the row to have two of the interleaved multiplexers adjacent to each one of the programmable logic regions for distributing input signals to that programmable logic region; and

bypass circuitry that is configured to bypass input signals that are for a particular one of the columns to the spare column to replace that particular column.

2. The programmable logic device of

claim 1

wherein the row comprises an end cap comprising one of the interleaved multiplexers.

3. The programmable logic device of

claim 1

wherein the bypass circuitry is configured to bypass input signals that are for a defective one of the columns to one of the columns that is adjacent to the defective column.

4. The programmable logic device of

claim 1

further comprising a plurality of horizontal conductors that extend along the row.

5. The programmable logic device of

claim 1

wherein the bypass circuitry is configured to bypass programming data that are for the particular column to the spare column to replace that particular column.

6. The programmable logic device of

claim 5

wherein the bypass circuitry is configured to bypass programming data that are for a defective one of the columns to one of the columns that is adjacent to the defective column.

7. The programmable logic device of

claim 1

wherein the bypass circuitry is configured to shift programming data that is for a defective one of the columns to an adjacent column that is to replace the defective column.

8. The programmable logic device of

claim 1

wherein the spare column is adjacent to the particular column that the spare column is to replace.

9. A programmable logic device comprising:

programmable logic regions and interleaved multiplexers that are arranged in a row comprising a plurality of columns that include a spare column, each one of the columns including one of the programmable logic regions and one of the interleaved multiplexers, and wherein the interleave multiplexers and the programmable logic regions are arranged in the row to have two of the interleaved multiplexers adjacent to each one of the programmable logic regions for distributing input signals to that programmable logic region;

bypass circuitry that is configured to bypass input signals that are for a particular one of the columns to the spare column to replace that particular column;

a plurality of horizontal conductors that extend along the row; and

driver paths that are associated with each logic region that are configured to connect each logic region to the horizontal conductors differently.

10. The programmable logic device of

claim 9

wherein the bypass circuitry is configured to apply output signals of the logic region in the spare column to the horizontal conductors in the same pattern as the logic region that is in the particular column that is being replaced.

11. The programmable logic device of

claim 9

further comprising auxiliary driver paths that are associated with each logic region.

12. The programmable logic device of

claim 9

wherein the bypass circuitry is configured to bypass programming data that is for the particular column to the spare column to replace that particular column.

13. The programmable logic device of

claim 12

wherein the bypass circuitry is configured to bypass programming data that are for a defective one of the columns to one of the columns that is adjacent to the defective column.

14. The programmable logic device of

claim 9

wherein the bypass circuitry is configured to shift programming data that is for a defective one of the columns to an adjacent column that is to replace the defective column.

15. The programmable logic device of

claim 9

wherein the spare column is adjacent to the particular column that the spare column is to replace.

16. A method comprising:

arranging programmable logic regions and interleaved multiplexers in a row comprising a plurality of columns that include a spare column, each one of the columns including one of the programmable logic regions and one of the interleaved multiplexers, wherein the interleaved multiplexers and the programmable logic regions are arranged in the row to have two of the interleaved multiplexers adjacent to each one of the programmable logic regions for distributing input signals to that programmable logic region; and

bypassing input signals that are for a particular one of the columns to the spare column to replace that particular column.

17. The method of

claim 16

wherein said arranging comprises providing an end cap comprising one of the interleaved multiplexers.

18. The method of

claim 16

wherein said bypassing comprises bypassing input signals that are for a defective one of the columns to one of the columns that is adjacent to the defective column.

19. The method of

claim 16

further comprising arranging a plurality of horizontal conductors to extend along the row.

20. The method of

claim 16

further comprising associating driver paths with each logic region for connecting each logic region to the horizontal conductors differently.

21. The method of

claim 20

wherein said bypassing comprises applying output signals of the logic region in the spare column to the horizontal conductors in the same pattern as the logic region that is in the column that is being replaced.

22. The method of

claim 16

further comprising associating auxiliary driver paths with each logic region.

23. The method of

claim 16

wherein said bypassing comprises bypassing programming data that is for the particular column to the spare column to replace that particular column.

24. The method of

claim 23

wherein said bypassing programming data comprises bypassing programming data that is for a defective one of the columns to one of the columns that is adjacent to the defective column.

25. The method of

claim 16

wherein said bypassing comprises shifting programming data that is for a defective one of the columns to an adjacent column that is to replace the defective column.

Images