Movatterモバイル変換


[0]ホーム

URL:


TW252258B - Two dimensional discrete cosine transform/inverse discrete cosine transform circuit - Google Patents

Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Info

Publication number
TW252258B
TW252258BTW84102605ATW84102605ATW252258BTW 252258 BTW252258 BTW 252258BTW 84102605 ATW84102605 ATW 84102605ATW 84102605 ATW84102605 ATW 84102605ATW 252258 BTW252258 BTW 252258B
Authority
TW
Taiwan
Prior art keywords
discrete cosine
cosine transform
dimensional data
dct
dimensional
Prior art date
Application number
TW84102605A
Other languages
Chinese (zh)
Inventor
Bor-Chuan Hwang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics CorpfiledCriticalUnited Microelectronics Corp
Priority to TW84102605ApriorityCriticalpatent/TW252258B/en
Priority to GB9510260Aprioritypatent/GB2301203B/en
Priority to DE19520962Aprioritypatent/DE19520962C1/en
Application grantedgrantedCritical
Publication of TW252258BpublicationCriticalpatent/TW252258B/en

Links

Landscapes

Abstract

A real-time two dimensional discrete cosine transform/inverse discrete cosine transform circuit includes: - a rate dual ports buffer for writing a set of NxN word data block with the first speed, after adjusting the data block, then outputting the first one dimensional data with the second speed; - a selector with two input ports among which one port is coupled to the rate dual ports buffer for supplying the first one dimensional data flow in the fist time period, and supplying the second one dimensional data flow from another input port in the second time period; - a one dimensional DCT/IDCT operator coupled to the selector for operating the one dimensional data supplied from the selector; - a row-column transpose buffer coupled to the DCT/IDCT operator for transposing the first one dimensional data after the DCT/IDCT operation and forming the second one dimensional data to the selector; - a inverse rate dual ports buffer coupled to the DCT/IDCT operator for outputting the second one dimensional data after the DCT/IDCT operator with the first speed.
TW84102605A1995-03-181995-03-18Two dimensional discrete cosine transform/inverse discrete cosine transform circuitTW252258B (en)

Priority Applications (3)

Application NumberPriority DateFiling DateTitle
TW84102605ATW252258B (en)1995-03-181995-03-18Two dimensional discrete cosine transform/inverse discrete cosine transform circuit
GB9510260AGB2301203B (en)1995-03-181995-05-22Real time two dimensional discrete cosine transform/inverse discrete cosine transform circuit
DE19520962ADE19520962C1 (en)1995-03-181995-06-08 Two-dimensional discrete real-time cosine transformation circuit or cosine reverse transformation circuit

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
TW84102605ATW252258B (en)1995-03-181995-03-18Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Publications (1)

Publication NumberPublication Date
TW252258Btrue TW252258B (en)1995-07-21

Family

ID=51401449

Family Applications (1)

Application NumberTitlePriority DateFiling Date
TW84102605ATW252258B (en)1995-03-181995-03-18Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Country Status (1)

CountryLink
TW (1)TW252258B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
NL1001663C2 (en)*1995-04-151997-05-21United Microelectronics Corp Device for two-dimensional discrete cosine transformation.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
NL1001663C2 (en)*1995-04-151997-05-21United Microelectronics Corp Device for two-dimensional discrete cosine transformation.
FR2741977A1 (en)*1995-04-151997-06-06United Microelectronics Corp APPARATUS FOR TRANSFORMING A TWO-DIMENSIONAL DISCRETE COSINUS

Similar Documents

PublicationPublication DateTitle
DE69106384D1 (en) SCALABLE PARALLEL VECTOR CALCULATOR SYSTEM.
WO2001095113A3 (en)Fabric cache
Nabelek et al.Solutions to the Kaup–Broer system and its (2+ 1) dimensional integrable generalization via the dressing method
EP0991999A4 (en)Method and apparatus for arbitrating access to a shared memory by network ports operating at different data rates
CA2006502A1 (en)Telephone apparatus
GB2384151A (en)Mechanism and method for enabling two graphics controllers to each execute a portion of single block transform (BLT) in parallel
WO1992009025A3 (en)Register forwarding multi-port register file
AU2002240742A1 (en)Apparatus for variable word length computing in an array processor
MY112116A (en)A bidirectional amplifier.
WO1999048025A3 (en)Data processing device and method of computing the cosine transform of a matrix
CA2199571A1 (en)Creating multi-port ram with tdm
SG112838A1 (en)Method, system, and program for initializing a storage device comprising multiple storage units thorough a storage controller
MXPA03010424A (en)Apparatus and method for encoding and computing a discrete cosine transform using a butterfly processor.
AU8987898A (en)Telewriting device
EP1111804A3 (en)Fast hadamard transform device for CDMA communication systems
WO2002093750A3 (en)Apparatus and method for decoding and computing an inverse discrete cosine transform using a butterfly processor
TW252258B (en)Two dimensional discrete cosine transform/inverse discrete cosine transform circuit
NL1000506C2 (en)Real=time two=dimensional discrete cosine transform circuit
GB2281173A (en)Method and device for configuration of a time-space-time cross-connection at occassions when the need of cross-connexion changes and use thereof
Han et al.Multiplier-less based parallel-pipelined FFT architectures for wireless communication applications
CA2234635A1 (en)Method and device for exchanging data
CA2160477A1 (en)Media pipeline with multichannel video processing and playback
KR920015738A (en) Addition circuit
US20050289207A1 (en)Fast fourier transform processor, dynamic scaling method and fast Fourier transform with radix-8 algorithm
TW358914B (en)Computer interface apparatus

Legal Events

DateCodeTitleDescription
MK4AExpiration of patent term of an invention patent

[8]ページ先頭

©2009-2025 Movatter.jp