| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW94112693ATWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW94112693ATWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
| Publication Number | Publication Date |
|---|---|
| TWI265455B TWI265455B (en) | 2006-11-01 |
| TW200638264Atrue TW200638264A (en) | 2006-11-01 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW94112693ATWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
| Country | Link |
|---|---|
| TW (1) | TWI265455B (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI575447B (en)* | 2013-06-27 | 2017-03-21 | 英特爾公司 | Apparatus and method for inverting and replacing bits in a mask register |
| TWI818894B (en)* | 2015-12-22 | 2023-10-21 | 美商英特爾股份有限公司 | Adjoining data element pairwise swap processors, methods, systems, and instructions |
| US12340222B2 (en) | 2023-09-27 | 2025-06-24 | Apple Inc. | Processor operand management using fusion buffer |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI357257B (en) | 2007-10-19 | 2012-01-21 | Mstar Semiconductor Inc | Information processing system and related method t |
| CN106227684B (en)* | 2016-08-03 | 2019-06-04 | 中国电子科技集团公司第三十八研究所 | A high-performance DSP memory access pipeline circuit and its realization method |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI575447B (en)* | 2013-06-27 | 2017-03-21 | 英特爾公司 | Apparatus and method for inverting and replacing bits in a mask register |
| US9645820B2 (en) | 2013-06-27 | 2017-05-09 | Intel Corporation | Apparatus and method to reserve and permute bits in a mask register |
| US10209988B2 (en) | 2013-06-27 | 2019-02-19 | Intel Corporation | Apparatus and method to reverse and permute bits in a mask register |
| US10387149B2 (en) | 2013-06-27 | 2019-08-20 | Intel Corporation | Apparatus and method to reverse and permute bits in a mask register |
| US10387148B2 (en) | 2013-06-27 | 2019-08-20 | Intel Corporation | Apparatus and method to reverse and permute bits in a mask register |
| TWI818894B (en)* | 2015-12-22 | 2023-10-21 | 美商英特爾股份有限公司 | Adjoining data element pairwise swap processors, methods, systems, and instructions |
| US12340222B2 (en) | 2023-09-27 | 2025-06-24 | Apple Inc. | Processor operand management using fusion buffer |
| Publication number | Publication date |
|---|---|
| TWI265455B (en) | 2006-11-01 |
| Publication | Publication Date | Title |
|---|---|---|
| US20020169942A1 (en) | VLIW processor | |
| TW200739420A (en) | Unified non-partitioned register file for a digital signal processor operating in an interleaved multi-threaded environment | |
| GB2441665A (en) | Primitives to enhance thread-level speculation | |
| TW200710718A (en) | Register file for a digital signal processor operating in an interleaved multi-threaded environment | |
| JP4986431B2 (en) | Processor | |
| TW200703105A (en) | System and method for handling multi-cycle non-pipelined instruction sequencing | |
| US20210004236A1 (en) | Pipeline flattener with conditional triggers | |
| US20050177703A1 (en) | Thread ID in a multithreaded processor | |
| US20250217156A1 (en) | Pipeline protection for cpus with save and restore of intermediate results | |
| TW200746657A (en) | Arithmethic logic and shifting device for use in a processor | |
| TW200703097A (en) | Processor and method of indirect register read and write operations | |
| ATE484792T1 (en) | HANDLING PRE-ECODING ERRORS VIA BRANCH CORRECTION | |
| TWI265455B (en) | Integrated data processor | |
| TW200741536A (en) | Computer having dynamically-changeable instruction set in real time | |
| US6055628A (en) | Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks | |
| CN112182999A (en) | Three-stage pipeline CPU design method based on MIPS32 instruction system | |
| WO2006075286A3 (en) | A processor and its instruction issue method | |
| CN108733412A (en) | A kind of arithmetic unit and method | |
| JP4607958B2 (en) | Processor and program conversion apparatus | |
| JP2009516254A (en) | Processing system and method for executing instructions | |
| JP2008299729A (en) | Processor | |
| US8966230B2 (en) | Dynamic selection of execution stage | |
| CN101615114B (en) | Microprocessor realizing method for finishing multiplication twice, addition twice and displacement twice | |
| Lee et al. | ODALRISC: A small, low power, and configurable 32-bit RISC processor | |
| Kim et al. | Design of high-performance 32-bit embedded processor |
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |