Movatterモバイル変換


[0]ホーム

URL:


SG97872A1 - Method of packaging an integrated circuit device - Google Patents

Method of packaging an integrated circuit device

Info

Publication number
SG97872A1
SG97872A1SG200001665ASG200001665ASG97872A1SG 97872 A1SG97872 A1SG 97872A1SG 200001665 ASG200001665 ASG 200001665ASG 200001665 ASG200001665 ASG 200001665ASG 97872 A1SG97872 A1SG 97872A1
Authority
SG
Singapore
Prior art keywords
packaging
integrated circuit
circuit device
integrated
circuit
Prior art date
Application number
SG200001665A
Inventor
Tie Wang
Wen-Chiang Lin Charles
Ping Miao
Chew Hwee Seng Jimmy
Original Assignee
Advanpack Solutions Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanpack Solutions Pte LtdfiledCriticalAdvanpack Solutions Pte Ltd
Priority to SG200001665ApriorityCriticalpatent/SG97872A1/en
Priority to TW89106037Aprioritypatent/TW457655B/en
Publication of SG97872A1publicationCriticalpatent/SG97872A1/en

Links

SG200001665A2000-03-232000-03-23Method of packaging an integrated circuit deviceSG97872A1 (en)

Priority Applications (2)

Application NumberPriority DateFiling DateTitle
SG200001665ASG97872A1 (en)2000-03-232000-03-23Method of packaging an integrated circuit device
TW89106037ATW457655B (en)2000-03-232000-03-31Method of packaging an integrated circuit device

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
SG200001665ASG97872A1 (en)2000-03-232000-03-23Method of packaging an integrated circuit device

Publications (1)

Publication NumberPublication Date
SG97872A1true SG97872A1 (en)2003-08-20

Family

ID=20430554

Family Applications (1)

Application NumberTitlePriority DateFiling Date
SG200001665ASG97872A1 (en)2000-03-232000-03-23Method of packaging an integrated circuit device

Country Status (2)

CountryLink
SG (1)SG97872A1 (en)
TW (1)TW457655B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6033931A (en)*1997-08-182000-03-07Texas Instruments IncorporatedSemiconductor device including stacked chips having metal patterned on circuit surface and one edge side of chip
US6169328B1 (en)*1994-09-202001-01-02Tessera, IncSemiconductor chip assembly
US6191952B1 (en)*1998-04-282001-02-20International Business Machines CorporationCompliant surface layer for flip-chip electronic packages and method for forming same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US6169328B1 (en)*1994-09-202001-01-02Tessera, IncSemiconductor chip assembly
US6033931A (en)*1997-08-182000-03-07Texas Instruments IncorporatedSemiconductor device including stacked chips having metal patterned on circuit surface and one edge side of chip
US6191952B1 (en)*1998-04-282001-02-20International Business Machines CorporationCompliant surface layer for flip-chip electronic packages and method for forming same

Also Published As

Publication numberPublication date
TW457655B (en)2001-10-01

Similar Documents

PublicationPublication DateTitle
IL151498A0 (en)Electronic device packaging
IL133453A0 (en)Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby
TWI351079B (en)Method and apparatus for packaging integrated circuit devices
AU2001232248A1 (en)Semiconductor integrated circuit device
GB9914380D0 (en)Method of scaling an integrated circuit
GB2373398B (en)Electronic device
AU2001283400A1 (en)Integrated circuit package including opening exposing portion of an ic
SG88812A1 (en)Electronic device
AU2002238409A1 (en)Method and device for determining the properties of an integrated circuit
AU2001284962A1 (en)Methods and apparatus for making integrated circuit package including opening exposing portion of the ic
GB0304664D0 (en)System and method for testing integrated circuit devices
GB0021479D0 (en)Electronic device
SG88765A1 (en)Method for forming an integrated circuit
GB0016158D0 (en)An electronic device
GB0117316D0 (en)A method of manufacturing an integrated circuit package
GB2368483B (en)Electronic device
GB0117310D0 (en)A method of manufacturing an integrated circuit package and an integrated circuit package
AU2001279297A1 (en)Method and apparatus for evaluating integrated circuit packages having three dimensional features
GB0029162D0 (en)Integrated circuit device
AU2002352861A1 (en)Packaged integrated circuit and method therefor
GB0115081D0 (en)A method of testing an integrated circuit
SG89410A1 (en)Manufacturing method of semiconductor integrated circuit device
GB2370687B (en)An integrated circuit package
AU7802901A (en)Method of forming conductive interconnections on an integrated circuit device
GB2330001B (en)Method of forming an integrated circuit device

[8]ページ先頭

©2009-2025 Movatter.jp