| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16282698A | 1998-09-29 | 1998-09-29 |
| Publication Number | Publication Date |
|---|---|
| SG92654A1true SG92654A1 (en) | 2002-11-19 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG9904662ASG92654A1 (en) | 1998-09-29 | 1999-09-17 | Method and system for testing integrated circuit devices at the wafer level |
| Country | Link |
|---|---|
| KR (1) | KR100313185B1 (en) |
| CN (1) | CN1249534A (en) |
| SG (1) | SG92654A1 (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4234244B2 (en)* | 1998-12-28 | 2009-03-04 | 富士通マイクロエレクトロニクス株式会社 | Wafer level package and semiconductor device manufacturing method using wafer level package |
| KR100389905B1 (en)* | 2001-03-22 | 2003-07-04 | 삼성전자주식회사 | Capacitive device array and fabricating method thereof |
| US6882546B2 (en)* | 2001-10-03 | 2005-04-19 | Formfactor, Inc. | Multiple die interconnect system |
| KR101918608B1 (en) | 2012-02-28 | 2018-11-14 | 삼성전자 주식회사 | Semiconductor package |
| CN103197227A (en)* | 2013-03-25 | 2013-07-10 | 西安华芯半导体有限公司 | Wafer testing method used for design analysis purpose |
| US12270853B2 (en) | 2022-10-13 | 2025-04-08 | SanDisk Technologies, Inc. | Semiconductor wafer configured for single touch-down testing |
| CN116338442B (en)* | 2023-05-30 | 2023-08-04 | 深圳市微特精密科技股份有限公司 | Boundary scanning test system and self-detection method of DUT |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4288911A (en)* | 1979-12-21 | 1981-09-15 | Harris Corporation | Method for qualifying biased integrated circuits on a wafer level |
| WO1982002603A1 (en)* | 1981-01-16 | 1982-08-05 | Robert Royce Johnson | Wafer and method of testing networks thereon |
| EP0405586B1 (en)* | 1989-06-30 | 1997-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method of burning in the same |
| US5654588A (en)* | 1993-07-23 | 1997-08-05 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure |
| US5898186A (en)* | 1996-09-13 | 1999-04-27 | Micron Technology, Inc. | Reduced terminal testing system |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4288911A (en)* | 1979-12-21 | 1981-09-15 | Harris Corporation | Method for qualifying biased integrated circuits on a wafer level |
| WO1982002603A1 (en)* | 1981-01-16 | 1982-08-05 | Robert Royce Johnson | Wafer and method of testing networks thereon |
| EP0405586B1 (en)* | 1989-06-30 | 1997-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method of burning in the same |
| US5654588A (en)* | 1993-07-23 | 1997-08-05 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure |
| US5898186A (en)* | 1996-09-13 | 1999-04-27 | Micron Technology, Inc. | Reduced terminal testing system |
| Publication number | Publication date |
|---|---|
| CN1249534A (en) | 2000-04-05 |
| KR20000022722A (en) | 2000-04-25 |
| KR100313185B1 (en) | 2001-11-07 |
| Publication | Publication Date | Title |
|---|---|---|
| SG125053A1 (en) | Semiconductor integrated circuit apparatus | |
| SG54456A1 (en) | Semconductor integrated circuit device and method for manufacturing the same | |
| SG72825A1 (en) | Semiconductor device and method for the fabrication thereof | |
| GB2325358B (en) | Semiconductor device testing apparatus | |
| EP1075652A4 (en) | A system and method for inspecting semiconductor wafers | |
| GB2353404B (en) | Semiconductor device and method for manufacturing the same | |
| AU4557799A (en) | On-chip circuit and method for testing memory devices | |
| EP0984489A4 (en) | Method and device for cleaving semiconductor wafer | |
| SG70600A1 (en) | Semiconductor element-mounting board manufacturing method for the board semiconductor device and manufacturing method for the device | |
| SG76592A1 (en) | Semiconductor integrated circuit device and process for manufacturing the same | |
| GB0304664D0 (en) | System and method for testing integrated circuit devices | |
| GB2381875B (en) | System and method for testing circuits and programming integrated circuit devices | |
| EP0690311A3 (en) | Reliability test method for semiconductor trench devices | |
| SG77707A1 (en) | Semiconductor device and method for manufacturing the same | |
| GB2339502B (en) | An integrated circuit device | |
| EP0568294A3 (en) | Method for testing semiconductor integrated circuit | |
| SG79979A1 (en) | Semiconductor integrated circuit testing apparatus | |
| SG54398A1 (en) | Semiconductor integrated circuit device and method for manufacturing the same | |
| SG60044A1 (en) | Semiconductor integrated circuit device and method for manufacturing the same | |
| GB2311652B (en) | Semiconductor device and method for manufacturing the same | |
| AU7329200A (en) | Wafer level burn-in and electrical test system and method | |
| GB9907854D0 (en) | Semiconductor device manufacturing apparatus and semiconductor device manufacturing method | |
| SG92654A1 (en) | Method and system for testing integrated circuit devices at the wafer level | |
| GB2336717B (en) | Semiconductor device and method of making the same | |
| GB9417268D0 (en) | Testing an integrated circuit device |