Movatterモバイル変換


[0]ホーム

URL:


SG11201806067SA - Write-allocation for a cache based on execute permissions - Google Patents

Write-allocation for a cache based on execute permissions

Info

Publication number
SG11201806067SA
SG11201806067SASG11201806067SASG11201806067SASG11201806067SASG 11201806067S ASG11201806067S ASG 11201806067SASG 11201806067S ASG11201806067S ASG 11201806067SASG 11201806067S ASG11201806067S ASG 11201806067SASG 11201806067S ASG11201806067S ASG 11201806067SA
Authority
SG
Singapore
Prior art keywords
write
san diego
cache
california
qualcomm incorporated
Prior art date
Application number
SG11201806067SA
Inventor
Thomas Andrew Sartorius
James Norris Dieffenderfer
Michael William Morrow
Jeffrey Todd Bridges
Michael Scott Mcilvaine
Rodney Wayne Smith
Kenneth Alan Dockser
Thomas Philip Speier
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm IncfiledCriticalQualcomm Inc
Publication of SG11201806067SApublicationCriticalpatent/SG11201806067SA/en

Links

Classifications

Landscapes

Abstract

PAVA SX UX SW SW ( - CACHE 135 145 TAG INFORMATION • • • • • • 130 ( -150 W O 20 17 / 15 1280 Al (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization International Bureau (43) International Publication Date 8 September 2017 (08.09.2017) WIPO I PCT (10) International Publication Number WO 2017/151280 Al 1111111111111101110111111111110101111101110111111110111011111101111111111111110111111 PROCESSOR • • • • • • • • • • • • -155 120 based policy for servicing the write-miss, on the one or more execute permissions. The one or more execute permissions can relate to a privilege level associated with the write-ad- dress. Execute permissions of a producing agent which gen- erated the write-request and an execute permission of a con- suming agent which can execute from the write-address may be based on the privilege levels of the producing agent and the consuming agent, respectively. (51) International Patent Classification: G06F 12/0811 (2016.01) G06F 12/126 (2016.01) GO6F 12/0888 (2016.01) G06F 12/0831 (2016.01) GO6F 12/1027 (2016.01) GO6F 12/0871 (2016.01) (21) International Application Number: PCT/US2017/016971 (22) International Filing Date: 8 February 2017 (08.02.2017) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 15/057,121 1 March 2016 (01.03.2016) US (71) Applicant: QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (72) Inventors: SARTORIUS, Thomas Andrew; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, Califor- nia 92121-1714 (US). DIEFFENDERFER, James Nor- ris; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). MORROW, Michael William; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). BRIDGES, Jef- frey Todd; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). MCIL- VAINE, Michael Scott; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). SMITH, Rodney Wayne; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). DOCKSER, Kenneth Alan; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). SPEIER, Thomas Philip; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (74) Agents: CICCOZZI, John L. et al.; Muncy, Geissler, Olds & Lowe, P.C., 4000 Legato Road, Suite 310, Fairfax, Virginia 22033 (US). (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, [Continued on next page] (54) Title: WRITE-ALLOCATION FOR A CACHE BASED ON EXECUTE PERMISSIONS PROCESSING (57) : Systems and methods for managing access to SYSTEM a cache relate to determining one or more execute permis - 100 sions associated with a write-address of a write-request to the cache. The cache may be a unified cache for storing data as well as instructions. If there is a write-miss in the cache for the write-request, a cache controller may determine whether x1 05 115 to implement a write-allocate policy or a write-no-allocate TLB 125 MMU 160 140 165 167 170172 / / / / ( -175 CACHE CONTROLLER FIG. 1 WO 2017/151280 Al 1#11101M01101010IIMMEM301111011011011101101110 H011 AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). Declarations under Rule 4.17: as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) Published: with international search report (Art. 21(3))
SG11201806067SA2016-03-012017-02-08Write-allocation for a cache based on execute permissionsSG11201806067SA (en)

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US15/057,121US20170255569A1 (en)2016-03-012016-03-01Write-allocation for a cache based on execute permissions
PCT/US2017/016971WO2017151280A1 (en)2016-03-012017-02-08Write-allocation for a cache based on execute permissions

Publications (1)

Publication NumberPublication Date
SG11201806067SAtrue SG11201806067SA (en)2018-09-27

Family

ID=58018350

Family Applications (1)

Application NumberTitlePriority DateFiling Date
SG11201806067SASG11201806067SA (en)2016-03-012017-02-08Write-allocation for a cache based on execute permissions

Country Status (9)

CountryLink
US (1)US20170255569A1 (en)
EP (1)EP3423946B1 (en)
JP (1)JP6960933B2 (en)
KR (1)KR102846691B1 (en)
CN (1)CN108604210B (en)
ES (1)ES2903162T3 (en)
SG (1)SG11201806067SA (en)
TW (1)TW201734807A (en)
WO (1)WO2017151280A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US10114768B2 (en)*2016-08-292018-10-30Intel CorporationEnhance memory access permission based on per-page current privilege level
US10713177B2 (en)2016-09-092020-07-14Intel CorporationDefining virtualized page attributes based on guest page attributes
US11010309B2 (en)*2018-05-182021-05-18Intel CorporationComputer system and method for executing one or more software applications, host computer device and method for a host computer device, memory device and method for a memory device and non-transitory computer readable medium
CN111124267B (en)*2018-10-312023-10-31伊姆西Ip控股有限责任公司Method, apparatus and computer program product for writing data
US11636040B2 (en)*2019-05-242023-04-25Texas Instruments IncorporatedMethods and apparatus for inflight data forwarding and invalidation of pending writes in store queue
CN112559389B (en)*2019-09-252025-02-25阿里巴巴集团控股有限公司 Storage control device, processing device, computer system and storage control method
CN114616552B (en)*2019-11-292025-08-22华为技术有限公司 Cache memory and method for distributing write operations
CN111831587A (en)*2020-04-172020-10-27北京奕斯伟计算技术有限公司Data writing method and device and electronic equipment
US20220194366A1 (en)*2020-12-222022-06-23Mobileye Vision Technologies Ltd.Access control mechanism in cache coherent integrated circuit
US12093181B2 (en)*2022-06-282024-09-17Advanced Micro Devices, Inc.Allocation control for cache

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5606687A (en)*1993-10-071997-02-25Sun Microsystems, Inc.Method and apparatus for optimizing supervisor mode store operations in a data cache
EP0651332B1 (en)*1993-10-292001-07-18Advanced Micro Devices, Inc.Linearly addressable microprocessor cache
US6119151A (en)*1994-03-072000-09-12International Business Machines Corp.System and method for efficient cache management in a distributed file system
US6263407B1 (en)*1998-02-172001-07-17International Business Machines CorporationCache coherency protocol including a hovering (H) state having a precise mode and an imprecise mode
ATE294415T1 (en)*1998-09-012005-05-15Texas Instruments Inc IMPROVED MEMORY HIERARCHY FOR PROCESSORS AND COHERENCE PROTOCOL THEREOF
US6412043B1 (en)*1999-10-012002-06-25Hitachi, Ltd.Microprocessor having improved memory management unit and cache memory
JP2003044358A (en)*2001-07-312003-02-14Mitsubishi Electric Corp Cache memory controller
EP1304620A1 (en)*2001-10-172003-04-23Texas Instruments IncorporatedCache with selective write allocation
US6990502B2 (en)*2003-02-262006-01-24Microsoft CorporationReviewing cached user-group information in connection with issuing a digital rights management (DRM) license for content
US7437510B2 (en)*2005-09-302008-10-14Intel CorporationInstruction-assisted cache management for efficient use of cache and memory
US20070079070A1 (en)*2005-09-302007-04-05Arm LimitedCache controller
US7805588B2 (en)*2005-10-202010-09-28Qualcomm IncorporatedCaching memory attribute indicators with cached memory data field
US8606998B2 (en)*2006-08-242013-12-10Advanced Micro Devices, Inc.System and method for instruction-based cache allocation policies
US7949834B2 (en)*2007-01-242011-05-24Qualcomm IncorporatedMethod and apparatus for setting cache policies in a processor
US8275971B2 (en)*2008-08-272012-09-25International Business Machines CorporationMethod and apparatus for managing software controlled cache of translating the physical memory access of a virtual machine between different levels of translation entities
US8621184B1 (en)*2008-10-312013-12-31Netapp, Inc.Effective scheduling of producer-consumer processes in a multi-processor system
US8621149B2 (en)*2009-12-232013-12-31Intel CorporationControlling access to a cache memory using privilege level information
US8504777B2 (en)*2010-09-212013-08-06Freescale Semiconductor, Inc.Data processor for processing decorated instructions with cache bypass
US20130179642A1 (en)*2012-01-102013-07-11Qualcomm IncorporatedNon-Allocating Memory Access with Physical Address
US9158685B2 (en)*2012-09-112015-10-13Apple Inc.System cache with cache hint control
US8819342B2 (en)*2012-09-262014-08-26Qualcomm IncorporatedMethods and apparatus for managing page crossing instructions with different cacheability
GB2526849B (en)*2014-06-052021-04-14Advanced Risc Mach LtdDynamic cache allocation policy adaptation in a data processing apparatus
US9335943B2 (en)*2014-06-302016-05-10Intel CorporationMethod and apparatus for fine grain memory protection
US9767040B2 (en)*2015-08-312017-09-19Salesforce.Com, Inc.System and method for generating and storing real-time analytics metric data using an in memory buffer service consumer framework

Also Published As

Publication numberPublication date
EP3423946A1 (en)2019-01-09
TW201734807A (en)2017-10-01
EP3423946B1 (en)2021-12-15
KR102846691B1 (en)2025-08-13
HK1254828A1 (en)2019-07-26
WO2017151280A1 (en)2017-09-08
US20170255569A1 (en)2017-09-07
BR112018067341A2 (en)2019-01-08
JP6960933B2 (en)2021-11-05
CN108604210A (en)2018-09-28
CN108604210B (en)2022-08-19
JP2019511045A (en)2019-04-18
ES2903162T3 (en)2022-03-31
KR20180117629A (en)2018-10-29

Similar Documents

PublicationPublication DateTitle
SG11201806067SA (en)Write-allocation for a cache based on execute permissions
SG11201804506RA (en)Systems and methods for rendering multiple levels of detail
SG11201907368SA (en)Systems and methods for robotic mobile platforms
SG11201903092WA (en)Financial management systems and methods
SG11201903107SA (en)Method and system for providing information of stored object
SG11202000330XA (en)Concept for generating an enhanced sound field description or a modified sound field description using a multi-point sound field description
SG11201900116RA (en)Communication flow for verification and identification check
SG11201907320YA (en)Trusted login method, server, and system
SG11201809963XA (en)Application framework using blockchain-based asset ownership
SG11201905460SA (en)Data unsealing with a sealing enclave
SG11201906476TA (en)Login information processing method and device
SG11201805103VA (en)Method and system for service enablement
SG11201906200WA (en)Nucleic acid-polypeptide compositions and methods of inducing exon skipping
SG11201907531XA (en)Constraining motion vector information derived by decoder-side motion vector derivation
SG11201905461VA (en)Data sealing with a sealing enclave
SG11201908451UA (en)Method, apparatus, and system for blockchain consensus
SG11201809117QA (en)Operating system for blockchain iot devices
SG11201804771WA (en)Systems and methods for providing financial data to financial instruments in a distributed ledger system
SG11201808076UA (en)Facilitating vehicle driving and self-driving
SG11201806780PA (en)Agent-based turing complete transactions integrating feedback within a blockchain system
SG11201809866PA (en)Cryptographic applications for a blockchain system
SG11201811426UA (en)Distributed electronic record and transaction history
SG11201810890RA (en)Situation aware personal assistant
SG11201804327TA (en)Dual memory introspection for securing multiple network endpoints
SG11201407788TA (en)Queue management system and method

[8]ページ先頭

©2009-2025 Movatter.jp