Movatterモバイル変換


[0]ホーム

URL:


SG11201407465TA - Constrained transaction execution - Google Patents

Constrained transaction execution

Info

Publication number
SG11201407465TA
SG11201407465TASG11201407465TASG11201407465TASG11201407465TASG 11201407465T ASG11201407465T ASG 11201407465TASG 11201407465T ASG11201407465T ASG 11201407465TASG 11201407465T ASG11201407465T ASG 11201407465TASG 11201407465T ASG11201407465T ASG 11201407465TA
Authority
SG
Singapore
Prior art keywords
international
transaction
constrained
effective value
ibm
Prior art date
Application number
SG11201407465TA
Inventor
Dan Greiner
Timothy Slegel
Christian Jacobi
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IbmfiledCriticalIbm
Publication of SG11201407465TApublicationCriticalpatent/SG11201407465TA/en

Links

Classifications

Landscapes

Abstract

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization International Bureau (43) International Publication Date 19 December 2013 (19.12.2013) WIPOIPCT (10) International Publication Number WO 2013/186604 A1 (51) International Patent Classification: G06F12/00 ( 2006.01) (21) International Application Number: PCT/IB2012/056734 (22) International Filing Date: 26 November 2012 (26.11.2012) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 13/524,788 15 June 2012 (15.06.2012) US (71) Applicant: INTERNATIONAL BUSINESS MA­ CHINES CORPORATION [US/US]; New Orchard Road, Armonk, New York 10504 (US). (71) Applicant (for MG only)-. IBM UNITED KINGDOM LIMITED [GB/GB]; PO Box 41, North Harbour, Ports­ mouth, Hampshire, P06 3AU (GB). (72) Inventors: GREINER, Dan; IBM Corporation, SVL/090/F374, 555 Bailey Avenue, San Jose, California 95141 (US). SLEGEL, Timothy; IBM Corporation, MS P310, 2455 South Road, Poughkeepsie, New York 12601 (US). JACOBI, Christian; IBM Corporation, Bldg. 706/D10, 2455 South Road, Poughkeepsie, New York 12601 (US). (74) Agent: WILLIAMS, Julian; IBM United Kingdom Lim­ ited, Intellectual Property Law, Hursley Park, Winchester, Hampshire, S021 2JN (GB). (81) Designated States (unless otherwise indicated, for every kind of national protection available)'. AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, [Continued on next page] (54) Title: CONSTRAINED TRANSACTION EXECUTION ( TBEGINC ) (57) Abstract: Constrained transactional processing is provided. A con­ strained transaction is initiated by execution of a Transaction Begin con­ strained instruction. The constrained transaction has a number of restrictions associated therewith. Absent violation of restriction, a the constrained trans­ action is to complete. If an abort condition is encountered, the transaction is re-executed starting at the Transaction Begin instruction. Violation of a re­ striction may cause an interrupt. INSTRUCTION ADDRESS OF THE ~ TRANSACTION-ABORT PSW SET TO ADDRESS OF TBEGINC CONTENTS OF SELECTED GENERAL REGISTER PAIRS ARE SAVED — 1314 ——fsET NESTING DEPTH TO ONE | SET EFFECTIVE VALUE OFF AND PIFC TO ZERO •t o 00 i-H en DETERMINE EFFECTIVE VALUE OF (A) CONTROL . END , FIG. 13 -1322 SET EFFECTIVE VALUE OF F = 0; AND EFFECTIVE VALUE OF PIFC IS UNCHANGED o CJ o & WO 2013/186604 A1 llll II II11 III III I IIIIIII II IIIII II III RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, — TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). Published: — with international search report (Art. 21(3)) with amended claims (Art. 19(1))
SG11201407465TA2012-06-152012-11-26Constrained transaction executionSG11201407465TA (en)

Applications Claiming Priority (2)

Application NumberPriority DateFiling DateTitle
US13/524,788US8682877B2 (en)2012-06-152012-06-15Constrained transaction execution
PCT/IB2012/056734WO2013186604A1 (en)2012-06-152012-11-26Constrained transaction execution

Publications (1)

Publication NumberPublication Date
SG11201407465TAtrue SG11201407465TA (en)2014-12-30

Family

ID=49756860

Family Applications (1)

Application NumberTitlePriority DateFiling Date
SG11201407465TASG11201407465TA (en)2012-06-152012-11-26Constrained transaction execution

Country Status (15)

CountryLink
US (2)US8682877B2 (en)
EP (1)EP2862082A4 (en)
JP (1)JP6238248B2 (en)
KR (1)KR101625324B1 (en)
CN (1)CN104335185B (en)
AU (1)AU2012382779B2 (en)
BR (1)BR112014031383A2 (en)
CA (1)CA2874181C (en)
HK (1)HK1207444A1 (en)
IL (1)IL236247A0 (en)
MX (1)MX348648B (en)
RU (1)RU2549112C2 (en)
SG (1)SG11201407465TA (en)
TW (1)TWI533218B (en)
WO (1)WO2013186604A1 (en)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JP2594712B2 (en)1991-03-181997-03-26三菱電機株式会社 Belt conveyor tension controller
US9361115B2 (en)2012-06-152016-06-07International Business Machines CorporationSaving/restoring selected registers in transactional processing
US9348642B2 (en)2012-06-152016-05-24International Business Machines CorporationTransaction begin/end instructions
US9367323B2 (en)*2012-06-152016-06-14International Business Machines CorporationProcessor assist facility
US9740549B2 (en)2012-06-152017-08-22International Business Machines CorporationFacilitating transaction completion subsequent to repeated aborts of the transaction
US10437602B2 (en)2012-06-152019-10-08International Business Machines CorporationProgram interruption filtering in transactional execution
US9336046B2 (en)2012-06-152016-05-10International Business Machines CorporationTransaction abort processing
US9384004B2 (en)2012-06-152016-07-05International Business Machines CorporationRandomized testing within transactional execution
US20130339680A1 (en)2012-06-152013-12-19International Business Machines CorporationNontransactional store instruction
US9436477B2 (en)2012-06-152016-09-06International Business Machines CorporationTransaction abort instruction
US9448796B2 (en)2012-06-152016-09-20International Business Machines CorporationRestricted instructions in transactional execution
US9772854B2 (en)2012-06-152017-09-26International Business Machines CorporationSelectively controlling instruction execution in transactional processing
CN105723348B (en)*2013-12-172019-02-15英特尔公司 Detect unauthorized memory modifications and accesses using transactional memory
US10120681B2 (en)2014-03-142018-11-06International Business Machines CorporationCompare and delay instructions
US9558032B2 (en)2014-03-142017-01-31International Business Machines CorporationConditional instruction end operation
US9454370B2 (en)*2014-03-142016-09-27International Business Machines CorporationConditional transaction end instruction
US9195493B2 (en)*2014-03-272015-11-24International Business Machines CorporationDispatching multiple threads in a computer
US10310857B2 (en)2014-04-292019-06-04Ampere Computing LlcSystems and methods facilitating multi-word atomic operation support for system on chip environments
US10261826B2 (en)2014-06-022019-04-16International Business Machines CorporationSuppressing branch prediction updates upon repeated execution of an aborted transaction until forward progress is made
US10235172B2 (en)2014-06-022019-03-19International Business Machines CorporationBranch predictor performing distinct non-transaction branch prediction functions and transaction branch prediction functions
US10289414B2 (en)*2014-06-022019-05-14International Business Machines CorporationSuppressing branch prediction on a repeated execution of an aborted transaction
US10503538B2 (en)2014-06-022019-12-10International Business Machines CorporationDelaying branch prediction updates specified by a suspend branch prediction instruction until after a transaction is completed
US9477469B2 (en)*2014-06-022016-10-25International Business Machines CorporationBranch predictor suppressing branch prediction of previously executed branch instructions in a transactional execution environment
US9710271B2 (en)*2014-06-302017-07-18International Business Machines CorporationCollecting transactional execution characteristics during transactional execution
US9448939B2 (en)2014-06-302016-09-20International Business Machines CorporationCollecting memory operand access characteristics during transactional execution
GB2533414B (en)*2014-12-192021-12-01Advanced Risc Mach LtdApparatus with shared transactional processing resource, and data processing method
US20160179662A1 (en)*2014-12-232016-06-23David Pardo KeppelInstruction and logic for page table walk change-bits
US9792124B2 (en)2015-02-132017-10-17International Business Machines CorporationSpeculative branch handling for transaction abort
US10241700B2 (en)*2015-08-212019-03-26International Business Machines CorporationExecution of program region with transactional memory
US10031694B2 (en)*2015-09-292018-07-24International Business Machines CorporationAsynchronously clearing page frames
KR102574257B1 (en)2015-10-302023-09-01삼성전자주식회사Apparatus and method for estimating state of health for battery, apparatus and method for generating model for estimating state of health for battery
US10579377B2 (en)*2017-01-192020-03-03International Business Machines CorporationGuarded storage event handling during transactional execution
KR102287758B1 (en)*2018-03-052021-08-09삼성전자주식회사System protecting caches from side-channel attacks
CN112256328B (en)*2020-10-192023-04-07海光信息技术股份有限公司Method and device for generating random command, storage medium and electronic device

Family Cites Families (223)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US695744A (en)1901-05-161902-03-18John T LesherStove.
CA1174370A (en)1980-05-191984-09-11Hidekazu MatsumotoData processing unit with pipelined operands
US4488227A (en)1982-12-031984-12-11Honeywell Information Systems Inc.Program counter stacking method and apparatus for nested subroutines and interrupts
US4740893A (en)1985-08-071988-04-26International Business Machines Corp.Method for reducing the time for switching between programs
US5063497A (en)1987-07-011991-11-05Digital Equipment CorporationApparatus and method for recovering from missing page faults in vector data processing operations
US5321823A (en)1988-07-201994-06-14Digital Equipment CorporationDigital processor with bit mask for counting registers for fast register saves
US5117498A (en)1988-08-191992-05-26Motorola, Inc.Processer with flexible return from subroutine
JPH0437927A (en)1990-06-011992-02-07Sony Corp How the processor handles
US5471591A (en)1990-06-291995-11-28Digital Equipment CorporationCombined write-operand queue and read-after-write dependency scoreboard
JPH05197604A (en)1991-05-211993-08-06Digital Equip Corp <Dec>Multiprocessor computer and operating method thereof
US5701480A (en)*1991-10-171997-12-23Digital Equipment CorporationDistributed multi-version commitment ordering protocols for guaranteeing serializability during transaction processing
US5274817A (en)1991-12-231993-12-28Caterpillar Inc.Method for executing subroutine calls
US5359608A (en)1992-11-241994-10-25Amdahl CorporationApparatus for activation and deactivation of instruction tracing through use of conditional trace field in branch instructions
AU6629894A (en)1993-05-071994-12-12Apple Computer, Inc.Method for decoding guest instructions for a host computer
US5925125A (en)1993-06-241999-07-20International Business Machines CorporationApparatus and method for pre-verifying a computer instruction set to prevent the initiation of the execution of undefined instructions
US5551013A (en)1994-06-031996-08-27International Business Machines CorporationMultiprocessor for hardware emulation
US5748964A (en)1994-12-201998-05-05Sun Microsystems, Inc.Bytecode program interpreter apparatus and method with pre-verification of data type restrictions
US5655100A (en)1995-03-311997-08-05Sun Microsystems, Inc.Transaction activation processor for controlling memory transaction execution in a packet switched cache coherent multiprocessor system
JP3720371B2 (en)1995-10-062005-11-24アドバンスト・マイクロ・デバイシズ・インコーポレイテッド Unified functional operations scheduler for OUT-OF-ORDER execution in superscaler processors
US5790825A (en)1995-11-081998-08-04Apple Computer, Inc.Method for emulating guest instructions on a host computer through dynamic recompilation of host instructions
TW384447B (en)1996-01-222000-03-11Infinite Technology IncProcessor with reconfigurable arithmetic data path
JPH103416A (en)1996-06-141998-01-06Canon Inc Information processing apparatus and method
US6035313A (en)1997-03-242000-03-07Motorola, Inc.Memory address generator for an FFT
US5870582A (en)1997-03-311999-02-09International Business Machines CorporationMethod and apparatus for completion of non-interruptible instructions before the instruction is dispatched
US5937199A (en)1997-06-031999-08-10International Business Machines CorporationUser programmable interrupt mask with timeout for enhanced resource locking efficiency
JP3546678B2 (en)1997-09-122004-07-28株式会社日立製作所 Multi-OS configuration method
US6094730A (en)1997-10-272000-07-25Hewlett-Packard CompanyHardware-assisted firmware tracing method and apparatus
US7076784B1 (en)1997-10-282006-07-11Microsoft CorporationSoftware component execution management using context objects for tracking externally-defined intrinsic properties of executing software components within an execution environment
US6000029A (en)1997-11-031999-12-07Motorola, Inc.Method and apparatus for affecting subsequent instruction processing in a data processor
US5938778A (en)1997-11-101999-08-17International Business Machines CorporationSystem and method for tracing instructions in an information handling system without changing the system source code
KR100246537B1 (en)1997-11-252000-03-15정선종Pilot symbol aidea dual channel QPSK for CDMA system
SE9704476L (en)1997-12-021999-06-23Ericsson Telefon Ab L M Extended instruction decoding
US6009261A (en)1997-12-161999-12-28International Business Machines CorporationPreprocessing of stored target routines for emulating incompatible instructions on a target processor
US6202067B1 (en)1998-04-072001-03-13Lucent Technologies, Inc.Method and apparatus for correct and complete transactions in a fault tolerant distributed database system
US6119129A (en)1998-05-142000-09-12Sun Microsystems, Inc.Multi-threaded journaling in a configuration database
US6308255B1 (en)1998-05-262001-10-23Advanced Micro Devices, Inc.Symmetrical multiprocessing bus and chipset used for coprocessor support allowing non-native code to run in a system
EP0992907B1 (en)1998-10-062005-09-28Texas Instruments Inc.Trace fifo management
EP0992916A1 (en)1998-10-062000-04-12Texas Instruments Inc.Digital signal processor
US6151669A (en)1998-10-102000-11-21Institute For The Development Of Emerging Architectures, L.L.C.Methods and apparatus for efficient control of floating-point status register
US20020147969A1 (en)1998-10-212002-10-10Richard A. LethinDynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method
AR029173A1 (en)*1999-07-202003-06-18Diebold Inc METHOD FOR THE DEVELOPMENT OF AUTOMATIC POCKETS
US6543006B1 (en)*1999-08-312003-04-01Autodesk, Inc.Method and apparatus for automatic undo support
US6732307B1 (en)1999-10-012004-05-04Hitachi, Ltd.Apparatus and method for storing trace information
US7761857B1 (en)1999-10-132010-07-20Robert BedichekMethod for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts
US6738892B1 (en)1999-10-202004-05-18Transmeta CorporationUse of enable bits to control execution of selected instructions
US6604188B1 (en)1999-10-202003-08-05Transmeta CorporationPipeline replay support for multi-cycle operations wherein all VLIW instructions are flushed upon detection of a multi-cycle atom operation in a VLIW instruction
JP3776653B2 (en)1999-11-242006-05-17富士通株式会社 Arithmetic processing unit
US6754809B1 (en)1999-12-302004-06-22Texas Instruments IncorporatedData processing apparatus with indirect register file access
US6934832B1 (en)2000-01-182005-08-23Ati International SrlException mechanism for a computer
US6665863B1 (en)2000-05-312003-12-16Microsoft CorporationData referencing within a database graph
US6826682B1 (en)2000-06-262004-11-30Transmeta CorporationFloating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct state
WO2002013068A1 (en)2000-08-042002-02-14Carr Scott Software IncorporatedAutomatic transaction management
US6886094B1 (en)2000-09-282005-04-26International Business Machines CorporationApparatus and method for detecting and handling exceptions
US6671686B2 (en)*2000-11-022003-12-30Guy PardonDecentralized, distributed internet data management
US7346632B2 (en)2001-02-222008-03-18International Business Machines CorporationMechanism for executing nested transactions in an execution environment supporting flat transactions only
US6963919B1 (en)2001-02-282005-11-08Agilent Technologies, Inc.Method and system for improving computer network performance
US6745272B2 (en)2001-04-042004-06-01Advanced Micro Devices, Inc.System and method of increasing bandwidth for issuing ordered transactions into a distributed communication system
US7185234B1 (en)2001-04-302007-02-27Mips Technologies, Inc.Trace control from hardware and software
US7305678B2 (en)2001-05-172007-12-04International Business Machines CorporationMethod and system for reducing synchronization waits when allocating sequenced identifiers in a multi-threaded server
US7613762B2 (en)2001-05-252009-11-03Sun Microsystems, Inc.Floating point remainder with embedded status information
KR100625595B1 (en)2001-05-282006-09-20한국전자통신연구원 Parallel Logging Method and Transaction Log Processing System of Transaction Processing System
US6826681B2 (en)2001-06-182004-11-30Mips Technologies, Inc.Instruction specified register value saving in allocated caller stack or not yet allocated callee stack
US7185183B1 (en)2001-08-022007-02-27Mips Technologies, Inc.Atomic update of CPO state
US20060218556A1 (en)2001-09-282006-09-28Nemirovsky Mario DMechanism for managing resource locking in a multi-threaded environment
US7174463B2 (en)2001-10-042007-02-06Lenovo (Singapore) Pte. Ltd.Method and system for preboot user authentication
US7313734B2 (en)2002-01-142007-12-25International Business Machines CorporationMethod and system for instruction tracing with enhanced interrupt avoidance
US7546446B2 (en)2002-03-082009-06-09Ip-First, LlcSelective interrupt suppression
US7496494B2 (en)2002-09-172009-02-24International Business Machines CorporationMethod and system for multiprocessor emulation on a multiprocessor host system
US6892286B2 (en)2002-09-302005-05-10Sun Microsystems, Inc.Shared memory multiprocessor memory model verification system and method
US7103597B2 (en)2002-10-032006-09-05Mcgoveran David OAdaptive transaction manager for complex transactions and business process
US7634638B1 (en)2002-10-222009-12-15Mips Technologies, Inc.Instruction encoding for system register bit set and clear
US7568023B2 (en)2002-12-242009-07-28Hewlett-Packard Development Company, L.P.Method, system, and data structure for monitoring transaction performance in a managed computer network environment
US6862664B2 (en)2003-02-132005-03-01Sun Microsystems, Inc.Method and apparatus for avoiding locks by speculatively executing critical sections
US7398355B1 (en)2003-02-132008-07-08Sun Microsystems, Inc.Avoiding locks by transactionally executing critical sections
US7089374B2 (en)2003-02-132006-08-08Sun Microsystems, Inc.Selectively unmarking load-marked cache lines during transactional program execution
US7269717B2 (en)2003-02-132007-09-11Sun Microsystems, Inc.Method for reducing lock manipulation overhead during access to critical code sections
US7269693B2 (en)2003-02-132007-09-11Sun Microsystems, Inc.Selectively monitoring stores to support transactional program execution
US7398359B1 (en)2003-04-302008-07-08Silicon Graphics, Inc.System and method for performing memory operations in a computing system
US7801851B2 (en)*2003-06-302010-09-21Gravic, Inc.Method for ensuring referential integrity in multi-threaded replication engines
US7836450B2 (en)2003-08-282010-11-16Mips Technologies, Inc.Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7197586B2 (en)2004-01-142007-03-27International Business Machines CorporationMethod and system for recording events of an interrupt using pre-interrupt handler and post-interrupt handler
US7703098B1 (en)2004-07-202010-04-20Sun Microsystems, Inc.Technique to allow a first transaction to wait on condition that affects its working set
US7206903B1 (en)2004-07-202007-04-17Sun Microsystems, Inc.Method and apparatus for releasing memory locations during transactional execution
US7395382B1 (en)2004-08-102008-07-01Sun Microsystems, Inc.Hybrid software/hardware transactional memory
US7865701B1 (en)2004-09-142011-01-04Azul Systems, Inc.Concurrent atomic execution
US20060064508A1 (en)2004-09-172006-03-23Ramesh PanwarMethod and system to store and retrieve message packet data in a communications network
US7373554B2 (en)2004-09-242008-05-13Oracle International CorporationTechniques for automatic software error diagnostics and correction
US7856537B2 (en)2004-09-302010-12-21Intel CorporationHybrid hardware and software implementation of transactional memory access
EP1657118A1 (en)2004-11-112006-05-17IEE INTERNATIONAL ELECTRONICS &amp; ENGINEERING S.A.Collision recognition device for a vehicle
US7984248B2 (en)2004-12-292011-07-19Intel CorporationTransaction based shared data operations in a multiprocessor environment
US7631073B2 (en)2005-01-272009-12-08International Business Machines CorporationMethod and apparatus for exposing monitoring violations to the monitored application
US20060212757A1 (en)2005-03-152006-09-21International Business Machines CorporationMethod, system, and program product for managing computer-based interruptions
US7421544B1 (en)2005-04-042008-09-02Sun Microsystems, Inc.Facilitating concurrent non-transactional execution in a transactional memory system
US7496726B1 (en)2005-04-182009-02-24Sun Microsystems, Inc.Controlling contention via transactional timers among conflicting transactions issued by processors operating in insistent or polite mode
US7464161B2 (en)2005-06-062008-12-09International Business Machines CorporationEnabling and disabling byte code inserted probes based on transaction monitoring tokens
US7350034B2 (en)2005-06-202008-03-25International Business Machines CorporationArchitecture support of best-effort atomic transactions for multiprocessor systems
US7882339B2 (en)2005-06-232011-02-01Intel CorporationPrimitives to enhance thread-level speculation
US20070005828A1 (en)2005-06-302007-01-04Nimrod DiamantInterrupts support for the KCS manageability interface
CN1713164A (en)2005-07-212005-12-28复旦大学 DMA controller capable of autonomously processing multi-transaction transmission requirements and data transmission method
JP2009508187A (en)2005-08-012009-02-26サン・マイクロシステムズ・インコーポレーテッド Avoiding locks by executing critical sections transactionally
US7870369B1 (en)2005-09-282011-01-11Oracle America, Inc.Abort prioritization in a trace-based processor
US20070136289A1 (en)2005-12-142007-06-14Intel CorporationLock elision with transactional memory
US20070143755A1 (en)2005-12-162007-06-21Intel CorporationSpeculative execution past a barrier
US8117605B2 (en)2005-12-192012-02-14Oracle America, Inc.Method and apparatus for improving transactional memory interactions by tracking object visibility
US7730286B2 (en)2005-12-302010-06-01Intel CorporationSoftware assisted nested hardware transactions
US7810072B2 (en)2006-01-062010-10-05International Business Machines CorporationException thrower
US20070186056A1 (en)2006-02-072007-08-09Bratin SahaHardware acceleration for a software transactional memory system
US7669015B2 (en)2006-02-222010-02-23Sun Microsystems Inc.Methods and apparatus to implement parallel transactions
US8099538B2 (en)2006-03-292012-01-17Intel CorporationIncreasing functionality of a reader-writer lock
US8180967B2 (en)2006-03-302012-05-15Intel CorporationTransactional memory virtualization
US8180977B2 (en)2006-03-302012-05-15Intel CorporationTransactional memory in out-of-order processors
US7930695B2 (en)2006-04-062011-04-19Oracle America, Inc.Method and apparatus for synchronizing threads on a processor that supports transactional memory
US7636829B2 (en)*2006-05-022009-12-22Intel CorporationSystem and method for allocating and deallocating memory within transactional code
US7594094B2 (en)2006-05-192009-09-22International Business Machines CorporationMove data facility with optional specifications
US7707394B2 (en)2006-05-302010-04-27Arm LimitedReducing the size of a data stream produced during instruction tracing
US7849446B2 (en)2006-06-092010-12-07Oracle America, Inc.Replay debugging
MY149658A (en)2006-06-122013-09-30Mobile Money Internat Sdn BhdTransaction server
US20070300013A1 (en)2006-06-212007-12-27Manabu KitamuraStorage system having transaction monitoring capability
US20080005504A1 (en)2006-06-302008-01-03Jesse BarnesGlobal overflow method for virtualized transactional memory
US20080016325A1 (en)2006-07-122008-01-17Laudon James PUsing windowed register file to checkpoint register state
US7617421B2 (en)2006-07-272009-11-10Sun Microsystems, Inc.Method and apparatus for reporting failure conditions during transactional execution
US7748618B2 (en)2006-08-212010-07-06Verizon Patent And Licensing Inc.Secure near field transaction
US7865885B2 (en)2006-09-272011-01-04Intel CorporationUsing transactional memory for precise exception handling in aggressive dynamic binary optimizations
US20080086516A1 (en)2006-10-042008-04-10Oracle InternationalAutomatically changing a database system's redo transport mode to dynamically adapt to changing workload and network conditions
DE602006008802D1 (en)2006-11-062009-10-08Gm Global Tech Operations Inc Method for operating a particle filter, program for a computer and control device provided therefor
CN101178787A (en)2006-11-102008-05-14上海市卢湾区东南医院Information communication method used for community old cadres health supervision
US7669040B2 (en)2006-12-152010-02-23Sun Microsystems, Inc.Method and apparatus for executing a long transaction
JP2008165370A (en)2006-12-272008-07-17Internatl Business Mach Corp <Ibm>Method and device for dividing online transaction processing and executing in distributed environment
US7802136B2 (en)2006-12-282010-09-21Intel CorporationCompiler technique for efficient register checkpointing to support transaction roll-back
US8086827B2 (en)2006-12-282011-12-27Intel CorporationMechanism for irrevocable transactions
US7627743B2 (en)2007-01-122009-12-01Andes Technology CorporationMethod and circuit implementation for multiple-word transfer into/from memory subsystems
US20080244544A1 (en)2007-03-292008-10-02Naveen NeelakantamUsing hardware checkpoints to support software based speculation
US8332374B2 (en)*2007-04-132012-12-11Oracle America, Inc.Efficient implicit privatization of transactional memory
US8117403B2 (en)2007-05-142012-02-14International Business Machines CorporationTransactional memory system which employs thread assists using address history tables
US9009452B2 (en)2007-05-142015-04-14International Business Machines CorporationComputing system with transactional memory using millicode assists
US7814378B2 (en)2007-05-182010-10-12Oracle America, Inc.Verification of memory consistency and transactional memory
US20080320282A1 (en)2007-06-222008-12-25Morris Robert PMethod And Systems For Providing Transaction Support For Executable Program Components
US8266387B2 (en)2007-06-272012-09-11Microsoft CorporationLeveraging transactional memory hardware to accelerate virtualization emulation
US7779232B2 (en)2007-08-282010-08-17International Business Machines CorporationMethod and apparatus for dynamically managing instruction buffer depths for non-predicted branches
US8209689B2 (en)2007-09-122012-06-26Intel CorporationLive lock free priority scheme for memory transactions in transactional memory
US7904434B2 (en)2007-09-142011-03-08Oracle International CorporationFramework for handling business transactions
US7890472B2 (en)2007-09-182011-02-15Microsoft CorporationParallel nested transactions in transactional memory
US20090127332A1 (en)2007-11-162009-05-21Kyung Yang ParkSystem for processing payment employing off-line transaction approval mode of mobile card and method thereof
US20090138890A1 (en)2007-11-212009-05-28Arm LimitedContention management for a hardware transactional memory
CN101170747A (en)2007-11-302008-04-30中兴通讯股份有限公司Relay state adjusting method and device
US9391789B2 (en)2007-12-142016-07-12Qualcomm IncorporatedMethod and system for multi-level distribution information cache management in a mobile environment
US8195898B2 (en)2007-12-272012-06-05Intel CorporationHybrid transactions for low-overhead speculative parallelization
US8065491B2 (en)2007-12-302011-11-22Intel CorporationEfficient non-transactional write barriers for strong atomicity
US8706982B2 (en)2007-12-302014-04-22Intel CorporationMechanisms for strong atomicity in a transactional memory system
US8140497B2 (en)2007-12-312012-03-20Oracle America, Inc.System and method for implementing nonblocking zero-indirection transactional memory
US7966459B2 (en)2007-12-312011-06-21Oracle America, Inc.System and method for supporting phased transactional memory modes
US20090182983A1 (en)2008-01-112009-07-16International Business Machines CorporationCompare and Branch Facility and Instruction Therefore
US8041900B2 (en)2008-01-152011-10-18Oracle America, Inc.Method and apparatus for improving transactional memory commit latency
US8176280B2 (en)2008-02-252012-05-08International Business Machines CorporationUse of test protection instruction in computing environments that support pageable guests
US8380907B2 (en)2008-02-262013-02-19International Business Machines CorporationMethod, system and computer program product for providing filtering of GUEST2 quiesce requests
US8161273B2 (en)2008-02-262012-04-17Oracle America, Inc.Method and apparatus for programmatically rewinding a register inside a transaction
US8688628B2 (en)2008-02-292014-04-01Red Hat, Inc.Nested queued transaction manager
EP2096564B1 (en)2008-02-292018-08-08Euroclear SA/NVImprovements relating to handling and processing of massive numbers of processing instructions in real time
US8316366B2 (en)2008-04-022012-11-20Oracle America, Inc.Facilitating transactional execution in a processor that supports simultaneous speculative threading
US20090260011A1 (en)*2008-04-142009-10-15Microsoft CorporationCommand line transactions
JP5385545B2 (en)2008-04-172014-01-08インターナショナル・ビジネス・マシーンズ・コーポレーション Apparatus and method for controlling execution of transaction
US9367363B2 (en)2008-05-122016-06-14Oracle America, Inc.System and method for integrating best effort hardware mechanisms for supporting transactional memory
US8612950B2 (en)2008-06-192013-12-17Intel CorporationDynamic optimization for removal of strong atomicity barriers
US7996686B2 (en)2008-07-072011-08-09International Business Machines CorporationBranch trace methodology
US8407455B2 (en)2008-07-282013-03-26Advanced Micro Devices, Inc.Coexistence of advanced hardware synchronization and global locks
US9449314B2 (en)2008-10-022016-09-20International Business Machines CorporationVirtualization of a central processing unit measurement facility
US8191046B2 (en)2008-10-062012-05-29Microsoft CorporationChecking transactional memory implementations
US20100122073A1 (en)2008-11-102010-05-13Ravi NarayanaswamyHandling exceptions in software transactional memory systems
JP4702962B2 (en)2008-11-122011-06-15インターナショナル・ビジネス・マシーンズ・コーポレーション MEMORY CONTROL DEVICE, PROGRAM, AND METHOD
US8789057B2 (en)2008-12-032014-07-22Oracle America, Inc.System and method for reducing serialization in transactional memory using gang release of blocked threads
US20100153776A1 (en)2008-12-122010-06-17Sun Microsystems, Inc.Using safepoints to provide precise exception semantics for a virtual machine
US10210018B2 (en)2008-12-242019-02-19Intel CorporationOptimizing quiescence in a software transactional memory (STM) system
US9274855B2 (en)2008-12-242016-03-01Intel CorporationOptimization for safe elimination of weak atomicity overhead
US8914620B2 (en)2008-12-292014-12-16Oracle America, Inc.Method and system for reducing abort rates in speculative lock elision using contention management mechanisms
US8799582B2 (en)2008-12-302014-08-05Intel CorporationExtending cache coherency protocols to support locally buffered data
US9785462B2 (en)*2008-12-302017-10-10Intel CorporationRegistering a user-handler in hardware for transactional memory event handling
CN101710433A (en)2008-12-312010-05-19深圳市江波龙电子有限公司Electronic payment card and transaction method thereof
US9170844B2 (en)2009-01-022015-10-27International Business Machines CorporationPrioritization for conflict arbitration in transactional memory management
CN101819518B (en)2009-02-262013-09-11国际商业机器公司Method and device for quickly saving context in transactional memory
US8266107B2 (en)2009-03-112012-09-11International Business Machines CorporationMethod for mirroring a log file by threshold driven synchronization
US9940138B2 (en)2009-04-082018-04-10Intel CorporationUtilization of register checkpointing mechanism with pointer swapping to resolve multithreading mis-speculations
US8973004B2 (en)2009-06-262015-03-03Oracle America, Inc.Transactional locking with read-write locks in transactional memory systems
US8489864B2 (en)2009-06-262013-07-16Microsoft CorporationPerforming escape actions in transactions
US8356166B2 (en)2009-06-262013-01-15Microsoft CorporationMinimizing code duplication in an unbounded transactional memory system by using mode agnostic transactional read and write barriers
BRPI0925055A2 (en)2009-06-262015-07-28Intel Corp "optimizations for unlimited transactional memory (utm) system"
US8229907B2 (en)*2009-06-302012-07-24Microsoft CorporationHardware accelerated transactional memory system with open nested transactions
US8281185B2 (en)2009-06-302012-10-02Oracle America, Inc.Advice-based feedback for transactional execution
US8688964B2 (en)2009-07-202014-04-01Microchip Technology IncorporatedProgrammable exception processing latency
GB2472620B (en)*2009-08-122016-05-18Cloudtran IncDistributed transaction processing
US8392694B2 (en)2009-09-152013-03-05International Business Machines CorporationSystem and method for software initiated checkpoint operations
GB2474446A (en)2009-10-132011-04-20Advanced Risc Mach LtdBarrier requests to maintain transaction order in an interconnect with multiple paths
US8327188B2 (en)2009-11-132012-12-04Oracle America, Inc.Hardware transactional memory acceleration through multiple failure recovery
US8516202B2 (en)2009-11-162013-08-20International Business Machines CorporationHybrid transactional memory system (HybridTM) and method
US8095824B2 (en)2009-12-152012-01-10Intel CorporationPerforming mode switching in an unbounded transactional memory (UTM) system
US8290991B2 (en)*2009-12-152012-10-16Juniper Networks, Inc.Atomic deletion of database data categories
US9092253B2 (en)2009-12-152015-07-28Microsoft Technology Licensing, LlcInstrumentation of hardware assisted transactional memory system
US8316194B2 (en)2009-12-152012-11-20Intel CorporationMechanisms to accelerate transactions using buffered stores
US8301849B2 (en)2009-12-232012-10-30Intel CorporationTransactional memory in out-of-order processors with XABORT having immediate argument
KR101639672B1 (en)2010-01-052016-07-15삼성전자주식회사Unbounded transactional memory system and method for operating thereof
US8549468B2 (en)2010-02-082013-10-01National Tsing Hua UniversityMethod, system and computer readable storage device for generating software transaction-level modeling (TLM) model
US8850166B2 (en)2010-02-182014-09-30International Business Machines CorporationLoad pair disjoint facility and instruction therefore
US20110208921A1 (en)2010-02-192011-08-25Pohlack Martin TInverted default semantics for in-speculative-region memory accesses
US8739164B2 (en)*2010-02-242014-05-27Advanced Micro Devices, Inc.Automatic suspend atomic hardware transactional memory in response to detecting an implicit suspend condition and resume thereof
US8438568B2 (en)2010-02-242013-05-07International Business Machines CorporationSpeculative thread execution with hardware transactional memory
US8402227B2 (en)2010-03-312013-03-19Oracle International CorporationSystem and method for committing results of a software transaction using a hardware transaction
US8464261B2 (en)2010-03-312013-06-11Oracle International CorporationSystem and method for executing a transaction using parallel co-transactions
US8631223B2 (en)2010-05-122014-01-14International Business Machines CorporationRegister file supporting transactional processing
US9626187B2 (en)2010-05-272017-04-18International Business Machines CorporationTransactional memory system supporting unbroken suspended execution
US20110302143A1 (en)2010-06-022011-12-08Microsoft CorporationMulti-version concurrency with ordered timestamps
US9880848B2 (en)2010-06-112018-01-30Advanced Micro Devices, Inc.Processor support for hardware transactional memory
US8560816B2 (en)*2010-06-302013-10-15Oracle International CorporationSystem and method for performing incremental register checkpointing in transactional memory
US8479053B2 (en)2010-07-282013-07-02Intel CorporationProcessor with last branch record register storing transaction indicator
US8561033B2 (en)2010-07-302013-10-15International Business Machines CorporationSelective branch-triggered trace generation apparatus and method
US8549504B2 (en)2010-09-252013-10-01Intel CorporationApparatus, method, and system for providing a decision mechanism for conditional commits in an atomic region
US9552206B2 (en)2010-11-182017-01-24Texas Instruments IncorporatedIntegrated circuit with control node circuitry and processing circuitry
US9122476B2 (en)2010-12-072015-09-01Advanced Micro Devices, Inc.Programmable atomic memory using hardware validation agent
US8442962B2 (en)2010-12-282013-05-14Sap AgDistributed transaction management using two-phase commit optimization
US8818867B2 (en)2011-11-142014-08-26At&T Intellectual Property I, L.P.Security token for mobile near field communication transactions
US9442824B2 (en)2012-03-162016-09-13International Business Machines CorporationTransformation of a program-event-recording event into a run-time instrumentation event
US9158660B2 (en)2012-03-162015-10-13International Business Machines CorporationControlling operation of a run-time instrumentation facility
US9436477B2 (en)2012-06-152016-09-06International Business Machines CorporationTransaction abort instruction
US9311101B2 (en)2012-06-152016-04-12International Business Machines CorporationIntra-instructional transaction abort handling
US9448796B2 (en)2012-06-152016-09-20International Business Machines CorporationRestricted instructions in transactional execution

Also Published As

Publication numberPublication date
US9740521B2 (en)2017-08-22
EP2862082A1 (en)2015-04-22
RU2549112C2 (en)2015-04-20
MX2014015359A (en)2015-07-21
US8682877B2 (en)2014-03-25
IL236247A0 (en)2015-01-29
CA2874181A1 (en)2013-12-19
RU2012148581A (en)2014-05-20
US20130339325A1 (en)2013-12-19
BR112014031383A2 (en)2017-06-27
KR101625324B1 (en)2016-05-27
WO2013186604A1 (en)2013-12-19
CN104335185B (en)2017-07-07
EP2862082A4 (en)2015-11-25
HK1207444A1 (en)2016-01-29
AU2012382779B2 (en)2016-09-29
TW201411490A (en)2014-03-16
TWI533218B (en)2016-05-11
US20130339967A1 (en)2013-12-19
CA2874181C (en)2020-03-24
KR20150004839A (en)2015-01-13
JP6238248B2 (en)2017-11-29
MX348648B (en)2017-06-21
CN104335185A (en)2015-02-04
AU2012382779A1 (en)2014-12-11
JP2015523654A (en)2015-08-13

Similar Documents

PublicationPublication DateTitle
SG11201407465TA (en)Constrained transaction execution
SG11201407471TA (en)Saving/restoring selected registers in transactional processing
SG11201407470YA (en)Selectively controlling instruction execution in transactional processing
SG11201407462RA (en)Program interruption filtering in transactional execution
SG11201407485RA (en)Compare and replace dat table entry
SG11201407473XA (en)Nontransactional store instruction
SG11201407502UA (en)Transactional processing
SG11201407475QA (en)Transaction diagnostic block
SG11201407413WA (en)Display surface contains a cut out region reformatting display data
SG11201904942YA (en)Blockchain-based service execution method and apparatus, and electronic device
SG11201809530PA (en)Method for recovery of phosphate
SG11201806630QA (en)Self-propelled personal transportation device
SG11201810121QA (en)Input devices, methods for controlling an input device, and computer readable media
SG11201408810TA (en)Methods of treating arthritis
SG11201407958PA (en)Knowledge extracting apparatus, knowledge update apparatus, and non-transitory computer readable medium
SG11201408105QA (en)In-library lending activation
SG11201902738PA (en)Vehicle collision avoidance
SG11201902667UA (en)Methods and systems for chromatography data analysis
SG11201407200TA (en)Liquid formulation
SG11201804085SA (en)Systems and methods for detection of malicious code in runtime generated code
SG11201809284UA (en)Mobile device connection apparatus
SG11201805906WA (en)Diagnostic and prognostic methods for cardiovascular diseases and events
SG11201407699UA (en)Dynamic management and netting of transactions using executable rules
SG11201408163VA (en)Modified fibronectin fragments or variants and uses thereof
SG11201804301UA (en)Protection key management and prefixing in virtual address space legacy emulation system

[8]ページ先頭

©2009-2025 Movatter.jp