본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 EEPROM셀 단면구조도이다.2 is a cross-sectional structure diagram of an EEPROM cell according to the present invention.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950064417AKR970054309A (en) | 1995-12-29 | 1995-12-29 | Nonvolatile Semiconductor Memory Device |
| GB9626875AGB2308738A (en) | 1995-12-29 | 1996-12-24 | Semiconductor memory device with protective layer |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950064417AKR970054309A (en) | 1995-12-29 | 1995-12-29 | Nonvolatile Semiconductor Memory Device |
| Publication Number | Publication Date |
|---|---|
| KR970054309Atrue KR970054309A (en) | 1997-07-31 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019950064417AAbandonedKR970054309A (en) | 1995-12-29 | 1995-12-29 | Nonvolatile Semiconductor Memory Device |
| Country | Link |
|---|---|
| KR (1) | KR970054309A (en) |
| GB (1) | GB2308738A (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2772967B1 (en)* | 1997-12-18 | 2004-01-02 | Sgs Thomson Microelectronics | PROTECTED EEPROM MEMORY CELL |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2656156A1 (en)* | 1989-12-16 | 1991-06-21 | Sgs Thomson Microelectronics | FULLY PROTECTED INTEGRATED CIRCUIT FROM ULTRA-PURPLE RAYS. |
| Publication number | Publication date |
|---|---|
| GB2308738A (en) | 1997-07-02 |
| GB9626875D0 (en) | 1997-02-12 |
| Publication | Publication Date | Title |
|---|---|---|
| KR910015035A (en) | Semiconductor package | |
| TR200000100T2 (en) | Cover with stretched seal element. | |
| KR970030858A (en) | Magnetic memory and memory formation method | |
| ES2077637T3 (en) | VOLTAGE PROTECTION SYSTEM. | |
| ATE191576T1 (en) | DATA CARRIER WITH A MODULE AND A HOLOGRAM | |
| JPS57172761A (en) | Semiconductor integrated circuit | |
| GB1309049A (en) | Integrated circuit with a protective input circuit | |
| KR970054309A (en) | Nonvolatile Semiconductor Memory Device | |
| KR970003929A (en) | Semiconductor device | |
| KR950015679A (en) | Semiconductor devices | |
| BR9913373A (en) | Media with protected access data | |
| IT7819995A0 (en) | SEMICONDUCTOR DEVICE AND METHOD OF ENCAPSULATING THE SAME. | |
| KR910001763A (en) | Semiconductor Non-Destructible Memory | |
| JPS52103974A (en) | Semicondcutor integrated circuit device | |
| KR920007179A (en) | Charge injection prevention method from peripheral circuit to cell array in semiconductor device | |
| KR950030373A (en) | Tunnel hole structure of semiconductor device | |
| KR970053629A (en) | Semiconductor package and its shield | |
| IT1210916B (en) | INTEGRATED TRANSISTOR PROTECTED AGAINST OVERVOLTAGES. | |
| KR910007113A (en) | Resin Sealed Semiconductor Device | |
| KR900015354A (en) | MOS semiconductor device | |
| JPS53138684A (en) | Semiconductor memory device | |
| KR970008561A (en) | Transistor of input protection circuit of semiconductor device | |
| JPS5360182A (en) | Non-volatile memory transistor | |
| KR930014851A (en) | Semiconductor Package with Lead Frame | |
| JPS5348485A (en) | Semiconductor protecting device |
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application | Patent event code:PA01091R01D Comment text:Patent Application Patent event date:19951229 | |
| PA0201 | Request for examination | Patent event code:PA02012R01D Patent event date:19951229 Comment text:Request for Examination of Application | |
| PG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection | Comment text:Notification of reason for refusal Patent event date:19981130 Patent event code:PE09021S01D | |
| PC1902 | Submission of document of abandonment before decision of registration | ||
| SUBM | Surrender of laid-open application requested |