Movatterモバイル変換


[0]ホーム

URL:


KR100281094B1 - Cell navigation method in mobile communication system - Google Patents

Cell navigation method in mobile communication system
Download PDF

Info

Publication number
KR100281094B1
KR100281094B1KR1019980061815AKR19980061815AKR100281094B1KR 100281094 B1KR100281094 B1KR 100281094B1KR 1019980061815 AKR1019980061815 AKR 1019980061815AKR 19980061815 AKR19980061815 AKR 19980061815AKR 100281094 B1KR100281094 B1KR 100281094B1
Authority
KR
South Korea
Prior art keywords
base station
slot
channel signal
found
slots
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019980061815A
Other languages
Korean (ko)
Other versions
KR20000045257A (en
Inventor
서경삼
Original Assignee
서평원
엘지정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 서평원, 엘지정보통신주식회사filedCritical서평원
Priority to KR1019980061815ApriorityCriticalpatent/KR100281094B1/en
Publication of KR20000045257ApublicationCriticalpatent/KR20000045257A/en
Application grantedgrantedCritical
Publication of KR100281094B1publicationCriticalpatent/KR100281094B1/en
Anticipated expirationlegal-statusCritical
Expired - Fee Relatedlegal-statusCriticalCurrent

Links

Classifications

Landscapes

Abstract

Translated fromKorean

본 발명은 비동기식 광대역 코드 분할 다중 접속(Code Division Multiple Access : CDMA)방식의 이동 시스템에서 셀 탐색 방법에 관한 것으로서, 셀 탐색의 둘째, 셋째 단계에서 오류가 발생할 경우에는 마이크로 프로세서는 첫째 단계와 둘째 단계에 오류가 발생했음을 알리고, 첫째 단계에서 다시 기지국에서 전송한 신호가 센 기지국의 슬롯의 시작점을 찾기 시작하고 둘째 단계는 첫째 단계에서 찾은 새로운 정보가 올 때까지 첫째 단계로부터 받은 슬롯의 시작점중에서 다음으로 에너지가 큰 시작점에서 기지국 그룹과 프레임 동기를 찾아 셋째 단계로 알려준다. 이런 방식으로 계산량이 많고 계산 시간이 비교적 오래 걸리는 첫째 단계를 줄임으로써 전체 기지국 탐색 시간을 줄일 수 있다.The present invention relates to a cell discovery method in an asynchronous wideband code division multiple access (CDMA) mobile system. In the case where an error occurs in the second and third stages of the cell discovery, the microprocessor includes a first stage and a second stage. In the first step, the signal transmitted from the base station starts searching for the starting point of the slot of the strong base station, and the second step moves from the starting point of the slot received from the first step until the new information found in the first step comes. The third step is to find the frame synchronization with the base station group at the starting point of high energy. In this way, the overall base station discovery time can be reduced by reducing the first step, which is computationally expensive and takes relatively long computation time.

Description

Translated fromKorean
이동 통신 시스템에서 셀 탐색 방법Cell navigation method in mobile communication system

본 발명은 이동 통신 시스템에서 셀 탐색 방법에 관한 것으로서, 특히 비동기식 광대역(Wide Band) 코드 분할 다중 접속(Code Division Multiple Access : CDMA)방식의 이동 통신 시스템에서 단말기에 전원을 인가한 후 기지국에서 제공되는 신호로부터 셀을 탐색하는 방식을 개선하여 빠른 시간 내에 셀을 탐색하기에 적당하도록 한 이동 통신 시스템에서 셀 탐색 장치 및 방법에 관한 것이다.The present invention relates to a cell discovery method in a mobile communication system. In particular, the present invention relates to a cell discovery method, which is provided by a base station after power is applied to a terminal in a mobile communication system using an asynchronous wideband code division multiple access (CDMA) scheme. An apparatus and method for searching for a cell in a mobile communication system that improves the way of searching for a cell from a signal and is suitable for searching for a cell in a short time.

비동기식 광대역 코드 분할 다중 접속 방식의 이동 통신 시스템에서, 기지국에서 제공되는 신호로부터셀 탐색 방법은 크게 3단계로 이루어진다.In the mobile communication system of the asynchronous wideband code division multiple access method, the cell searching method from the signal provided from the base station is largely composed of three steps.

첫째 단계(ST1)는 도1에 도시된 바와 같이 기지국에서 제공되는 동기 채널신호(SCH1)를 검출하여 1 프레임(frame) 당 16개의 슬롯(slot) 중 임의의 한 슬롯의 시작점을 알아내는 단계이다.The first step ST1 is a step of detecting the start point of any one of 16 slots per frame by detecting the synchronization channel signal SCH1 provided from the base station as shown in FIG. .

둘째 단계(ST2)는 첫째 단계에서 알아낸 슬롯의 시작점을 기준으로 하여 기지국에서 제공되는 동기 채널신호(SCH2)를 검출하여 보내어진 동기 채널신호(SCH2)가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내는 단계이다.In the second step ST2, the synchronization channel signal SCH2 transmitted by detecting the synchronization channel signal SCH2 provided from the base station based on the starting point of the slot found in the first step belongs to which base station group and the beginning of the frame. Is the step of figuring out where.

셋째 단계(ST3)는 둘째 단계에서 알려진 기지국 그룹과 프레임 시작 부분에 관한 정보를 이용하여 공통 제어 물리채널(Common Control Physical Channel : CCPCH1) 신호를 검출하여 둘째 단계에서 밝혀진 기지국 그룹 속에 있는 총 16개의 기지국 중에서 어느 기지국인지를 알아내는 단계이다. 이때, 만일 셋째 단계에서 기지국에서 제공된 셀을 못 찾았을 때는 첫째 단계로 돌아가 앞에서 설명한 모든 단계를 반복하여 실행한다.The third step (ST3) detects the common control physical channel (CCPCH1) signal by using the base station group and the frame start information known in the second step, so that a total of 16 base stations in the base station group identified in the second step are detected. This step is to find out which base station. In this case, if the cell provided by the base station is not found in the third step, the process returns to the first step and repeats all the steps described above.

도 2는 위에서 설명한 셀 탐색을 실행하는 단말기의 수신단의 블록 구성도이다.2 is a block diagram illustrating a receiver of a terminal for performing cell search described above.

도 2를 참조하여 첫째 단계를 설명하면, 기지국에서 송신된 채널 동기신호(SCH1)는 곱셈기(10,14)에 각각 입력되어 싸인 및 코사인 반송파가 곱해진다. 각 곱셈기(10,14)에서 출력되는 I 및 Q 채널신호는 펄스 성형 필터(11,15)를 각각 통과한 후 직교골드코드 Cp에 매치된 정합 여파기(Matched Filter)(12,16)를 통과하여 필터링된다. 이어, 각 정합 여파기(Matched Filter)(12,16)에서 출력되는 I, Q 채널신호는 제곱기(13,17)에 각각 입력되어 각각의 결과를 제곱한 후 덧셈기(18)를 통하여 더해진다. 즉, 미리 지정된 수의 슬롯에 걸쳐 이상에서 설명한 과정을 반복하고 그 결과를 덧셈기(18)에 저장된 값에 더한다.Referring to FIG. 2, the first step is described. The channel synchronization signal SCH1 transmitted from the base station is input to the multipliers 10 and 14, respectively, to multiply the sine and cosine carriers. The I and Q channel signals output from the multipliers 10 and 14 pass through the pulse shaping filters 11 and 15, respectively, and then through matched filters 12 and 16 matched to the orthogonal gold code Cp. Is filtered. Subsequently, the I and Q channel signals output from the matched filters 12 and 16 are input to the squarers 13 and 17, respectively, to square the respective results and then added through the adder 18. That is, the above-described process is repeated over a predetermined number of slots and the result is added to the value stored in the adder 18.

이어, 덧셈기(18)에서 출력되는 동기신호에 대한 상관값은 누산기(19)를 통해 미리 정해진 기준 슬롯동안 그 결과를 각각의 칩지연 별로 따로 누적시킨다. 즉, 누산기(19)는 입력신호의 칩지연별로 각각 계산된 각 슬롯마다의 결과를 한 슬롯 간격으로 더해서 저장해 주는 역할을 한다.Subsequently, the correlation value for the synchronization signal output from the adder 18 accumulates the result separately for each chip delay through the accumulator 19 during a predetermined reference slot. That is, the accumulator 19 adds and stores the result of each slot calculated for each chip delay of the input signal at one slot interval.

이어, 누산기(19)의 출력신호는 비교기(20)로 입력되어 칩지연별로 각각 계산된 상관값을 차례대로 비교하여 가장 큰 상관값을 나타내는 위치 정보(기준시점으로부터의 칩지연)를 알아낸다. 즉, 비교기(20)는 누산기(19)의 출력값들 중에서 특정 임계값을 넘는 것들을 찾아 그 중에서 최대값을 갖는 수신 신호의 지연을 찾아내어, 이 지연값을 바로 슬롯의 시작점으로 판단한다. 이때, 특정 임계값을 넘는 칩 지연이 없으면 마이크로 프로세서(미도시)는 다시 100으로 표시되는 첫째 단계를 반복시키도록 제어한다.Subsequently, the output signal of the accumulator 19 is input to the comparator 20 to compare the calculated correlation values for each chip delay in order to find out the position information (chip delay from the reference point) indicating the largest correlation value. That is, the comparator 20 finds the ones exceeding a specific threshold value among the output values of the accumulator 19, finds the delay of the received signal having the maximum value, and determines this delay value as the starting point of the slot. At this time, if there is no chip delay exceeding a certain threshold, the microprocessor (not shown) controls to repeat the first step indicated by 100 again.

200으로 표시되는 둘째 단계에서는 첫째 단계에서 비교기(20)가 특정 임계값을 넘는 칩 지연이 발생한 경우, 슬롯의 시작점에 관한 위치 정보를 상관부(21)에 알려주게 된다. 그러면 첫째 단계에서 수신되어 펄스 성형 필터(11,15)를 통과한 신호에 각 슬롯마다 17개의 상관기(각각 C1에서 C17까지의 직교골드코드)를 첫째 단계에서 알려준 슬롯의 시작점에서부터 적용시킨 다음 I와 Q 채널을 제곱기(22,23)를 통하여 각각 제곱하여 더한 값을 기억장치인 메모리(25)에 저장한다. 그리고 이러한 과정을 16개의 슬롯, 즉 한 프레임에 걸쳐 반복한다.In the second stage, indicated by 200, when the comparator 20 generates a chip delay exceeding a specific threshold in the first stage, the comparator 20 informs the correlator 21 of the position information regarding the starting point of the slot. 17 correlators (orthogonal gold codes from C1 to C17, respectively) for each slot are applied to the signal received in the first stage and passed through the pulse shaping filters 11 and 15 from the beginning of the slot indicated in the first stage, and then I and The Q channels are squared through the squarers 22 and 23, respectively, and stored in the memory 25, which is a storage device. This process is repeated over 16 slots, i.e., one frame.

이어, 비교기(26)는 메모리(25)에 저장된 값들 중에서 코드 그룹 테이블과 비교하여 수신 신호의 코드 그룹과 프레임의 시작점을 알아낸다. 그리고 이러한 정보를 셋째 단계의 채널 코드 저장부(31)와 상관부(34)로 알려준다. 이때, 만일, 비교기(26)가 특정 임계값을 넘는 코드 그룹을 알아내지 못하면, 마이크로 프로세서는 기지국에서 제공되는 동기 채널신호로부터 첫째 단계를 반복하도록 제어한다.The comparator 26 then compares the code group table among the values stored in the memory 25 to find the code group of the received signal and the start point of the frame. This information is informed to the channel code storage unit 31 and the correlator 34 of the third step. At this time, if the comparator 26 does not find a code group exceeding a certain threshold value, the microprocessor controls to repeat the first step from the synchronization channel signal provided from the base station.

300으로 표시되는 셋째 단계는 기지국에서 수신되어 펄스 성형 필터(11,15)를 통과한 신호에 둘째 단계에서 알려준 프레임의 시작점에 채널 코드 저장부(31)에서 제공되는 채널 구분 코드를 I와 Q 채널에 곱셈기(32,33)를 통하여 각각 곱한다. 이어, 둘째 단계에서 알아낸 코드 그룹에 속하는 16개의 상관기(각각의 상관기는 초기값이 서로 다른 골드코드를 사용한다)로 이루어진 상관부(34)를 심볼단위로 적용시켜 상관한다. 이어, 상관부(24)에서 출력되는 신호를 제곱기(35,36)를 통하여 각각 제곱하고, 제곱기(35,36)에서 각각 출력되는 I와 Q 채널을 덧셈기(37)를 이용하여 더한 후 저장한다.The third step, denoted by 300, is a channel identification code provided from the channel code storage unit 31 at the start of the frame indicated in the second step to the signal received from the base station and passed through the pulse shaping filters 11 and 15, and the I and Q channels. Multiply by the multipliers 32 and 33, respectively. Subsequently, the correlation unit 34, which consists of 16 correlators belonging to the code group found in the second step (each correlator uses a gold code having a different initial value), is applied by symbol unit. Subsequently, the signals output from the correlator 24 are squared through the squarers 35 and 36, and the I and Q channels respectively output from the squarers 35 and 36 are added using the adder 37. Save it.

이러한 과정을 미리 정해진 수의 심볼 동안 반복한 다음 그 결과를 누산기(38)에 더한 후 비교기(39)를 이용하여 더해진 값들 중에서 특정 임계값을 넘는 것들을 찾아 그 중에서 최대값을 갖는 상관기(즉, 앞의 16개의 서로 다른 골드코드 중의 하나)를 알아내어 기지국에서 전송한 셀을 탐색하게 된다. 그러나, 이때에도 만일, 특정 임계값을 넘는 코드 그룹을 알아내지 못하면, 마이크로 프로세서는 다시 기지국에서 전송되는 동기 채널신호를 이용하여 첫째 단계를 반복하도록 제어한다.Repeat this process for a predetermined number of symbols and then add the result to accumulator 38 and use comparator 39 to find the ones that exceed a certain threshold among the added values and correlate them with the maximum of them (i.e., the front). One of the 16 different gold codes of) is found and the cell transmitted from the base station is searched. However, even in this case, if it is not possible to find a code group exceeding a certain threshold, the microprocessor controls to repeat the first step using the synchronization channel signal transmitted from the base station.

그러나, 이와 같은 종래기술은 마지막 셋째 단계에서 기지국에서 전송한 셀을 찾지 못했을 때는 첫째 단계로 돌아가 다시 첫째 단계에서 셋째 단계를 반복하여 실행한다. 이러한 종래의 기술은 기지국에서 전송한 셀을 탐색하는데 대부분의 계산량과 시간이 걸리는 첫째 단계부터 다시 실행된다. 따라서, 셀 탐색동작시 마지막 셋째 단계에서 셀을 탐색하지 못할 경우 기지국에서 전송한 셀의 탐색 시간이 상당히 지연되어 전체 셀 탐색 동작의 효율성이 낮아진다.However, in the prior art, when the cell transmitted from the base station is not found in the last third step, the process returns to the first step and repeats the third step from the first step. This conventional technique is executed again from the first step, which takes most of the computation and time to search for the cell transmitted from the base station. Therefore, if the cell cannot be searched in the last third step during the cell search operation, the search time of the cell transmitted from the base station is significantly delayed, thereby reducing the efficiency of the entire cell search operation.

본 발명의 목적은 이상에서 언급한 종래 기술의 문제점을 감안하여 안출한 것으로서, 비동기식 광대역 코드 분할 다중 접속(Code Division Multiple Access : CDMA)방식의 이동 시스템에서 기지국에서 단말기로 동기 채널신호를 전송한 경우, 첫째 단계에서 슬롯의 시작점을 알아낼 때, 하나가 아닌 다수개를 알아내어 둘째 또는 셋째 단계의 실행시 오류가 발생될 경우 첫째 단계를 실행하지 않고 첫째 단계에서 알아낸 다른 슬롯의 시작점을 이용하여 둘째 단계를 반복하여 수행하도록 제어하거나, 첫째 단계를 반복하여 수행되도록 제어하고 이와 동시에 첫째 단계에서 알아낸 다른 슬롯의 시작점을 이용하여 둘째 단계를 반복하여 수행하도록 제어하는 이동 통신 시스템 셀 탐색 방법을 제공하기 위한 것이다.SUMMARY OF THE INVENTION An object of the present invention has been made in view of the above-mentioned problems of the prior art, and in the case of transmitting a sync channel signal from a base station to a terminal in a mobile broadband asynchronous broadband code division multiple access (CDMA) scheme. When determining the starting point of a slot in the first step, if it finds a number instead of one and an error occurs when executing the second or third step, do not execute the first step but use the starting point of the other slot found in the first step. To provide a mobile communication system cell search method of controlling to perform a step repeatedly, or to control to perform the first step repeatedly and to perform the second step repeatedly by using a starting point of another slot found in the first step. It is for.

이상과 같은 목적을 달성하기 위한 본 발명의 일 특징에 따르면, 이동 통신 시스템 셀 탐색 방법이 기지국에서 제공되는 동기 채널신호를 검출하여 한 프레임당 구성되는 다수개의 슬롯 중 미리 설정된 우선 순위를 갖는 다수개의 슬롯의 시작점을 알아내는 첫째 단계와, 상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 가장 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 기지국에서 제공되는 동기 채널신호를 검출하여 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내는 둘째 단계와, 상기 둘째 단계에서 알려진 기지국 그룹과 프레임 시작 부분에 관한 정보를 이용하여 공통 제어 물리채널신호를 검출하여 상기 둘째 단계에서 알아낸 기지국 그룹 속에 있는 다수개의 기지국 중에서 가장 신호의 세기가 강한 기지국과 동기를 맞추는 셋째 단계와, 상기 둘째 단계에서 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내지 못한 경우 또는 셋째 단계에서 상기 기지국에서 제공된 셀을 알아내지 못한 경우에는 상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 두 번째 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 상기 둘째 단계를 반복하여 실행하는 단계로 이루어진다.According to an aspect of the present invention for achieving the above object, a mobile communication system cell search method detects a synchronization channel signal provided from a base station and a plurality of slots having a predetermined priority among a plurality of slots configured per frame The first step of determining the starting point of the slot and the starting point of the slot having the highest priority among the starting points of the plurality of slots found in the first step are detected. The second step is to find out where the beginning of the frame belongs to the base station group, and the common control physical channel signal is detected by using the information about the base station group and the beginning of the frame, which are known in the second step. The three signals of the largest number of base stations in the base station group The third step of synchronizing with the strong base station and the second step does not determine which base station group the synchronization channel signal belongs to and where the start of the frame is found. If not, the second step is repeated based on the starting point of the second highest priority slot among the starting points of the plurality of slots found in the first step.

도 1은 종래의 셀 탐색 과정을 나타낸 흐름도.1 is a flowchart illustrating a conventional cell search process.

도 2는 종래 및 본 발명에 따른 셀 탐색기의 블록 구성도.2 is a block diagram of a conventional cell searcher according to the present invention.

도 3은 본 발명의 일 실시 예에 따른 셀 탐색 과정을 나타낸 흐름도.3 is a flowchart illustrating a cell searching process according to an embodiment of the present invention.

*도면의 주요 부분에 대한 부호의 설명** Description of the symbols for the main parts of the drawings *

10, 14, 32, 33, 39, 40, 44, 45 : 곱셈기Multipliers: 10, 14, 32, 33, 39, 40, 44, 45

11, 15 : 펄스 성형 필터 12, 16 : 정합 여파기11, 15: pulse shaping filter 12, 16: matching filter

13, 17, 22, 23, 35, 36 : 제곱기13, 17, 22, 23, 35, 36: squarer

18, 24, 37 : 덧셈기 19, 38 : 누산기18, 24, 37: Adder 19, 38: Accumulator

20, 26, 39 : 비교기 21, 34 : 상관부20, 26, 39: comparators 21, 34: correlator

25 : 메모리 31, 43 : 채널 코드 저장부25: memory 31, 43: channel code storage unit

42 : PN 코드 발생기 45 : QPSK 복조기42: PN code generator 45: QPSK demodulator

46 : 버퍼46: buffer

이하 본 발명의 바람직한 일 실시 예에 따른 구성 및 작용을 첨부된 도면을 참조하여 설명한다.Hereinafter, a configuration and an operation according to an exemplary embodiment of the present invention will be described with reference to the accompanying drawings.

도 3은 본 발명의 일 실시 예에 따른 셀 탐색과정을 나타낸 흐름도이다.3 is a flowchart illustrating a cell searching process according to an embodiment of the present invention.

도 3을 참조하면, 본 발명은 기지국에서 제공되는 동기 채널신호를 검출하여 한 프레임당 구성되는 다수개의 슬롯 중 미리 설정된 우선 순위를 갖는 다수개의 슬롯의 시작점을 알아내는 첫째 단계(ST1)와, 첫째 단계(ST1)에서 알아낸 다수개의 슬롯의 시작점중 가장 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 기지국에서 제공되는 동기 채널신호를 검출하여 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내는 둘째 단계(ST2)와, 둘째 단계(ST2)에서 알려진 기지국 그룹과 프레임 시작 부분에 관한 정보를 이용하여 공통 제어 물리채널신호를 검출하여 둘째 단계(ST2)에서 알아낸 기지국 그룹 속에 있는 다수개의 기지국 중에서 가장 신호의 세기가 강한 기지국과 동기를 맞추는 셋째 단계(ST3)와, 둘째 단계(ST2)에서 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내지 못한 경우 또는 셋째 단계에서 상기 기지국에서 제공된 셀을 알아내지 못한 경우에는 첫째 단계(ST1)에서 알아낸 다수개의 슬롯의 시작점중 두 번째 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 둘째 단계(ST2)를 반복하여 실행하도록 제어하는 넷째 단계로 이루어진다.Referring to FIG. 3, the present invention provides a first step (ST1) of detecting a start channel of a plurality of slots having a predetermined priority among a plurality of slots configured per frame by detecting a synchronization channel signal provided from a base station. The sync channel signal provided from the base station is detected based on the start point of the slot having the highest priority among the start points of the plurality of slots found in step ST1, and the sync channel signal belongs to which base station group and the start of the frame. The base station group found in the second step (ST2) by detecting the common control physical channel signal by using the second step (ST2) to find out where is, and the information about the base station group and the frame start part in the second step (ST2) The third step (ST3) and the second step (ST2) to synchronize with the base station of the strongest signal strength among the plurality of base stations in the If it is not possible to find out which base station group the synchronization channel signal belongs to and where the start of the frame is, or if the cell provided by the base station is not found in the third step, the number of slots found in the first step ST1 is determined. A fourth step of controlling to execute the second step (ST2) repeatedly based on the starting point of the slot of the second highest priority among the starting point.

여기서, 넷째 단계는 첫째 단계(ST1)에서 알아낸 다수개의 슬롯의 시작점중 두 번째 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 둘째 단계(ST2)를 반복하여 실행하도록 제어하면서, 동시에 첫째 단계(ST1)를 반복하여 실행하도록 제어할 수도 있다.Here, the fourth step is controlled to execute the second step ST2 repeatedly based on the start point of the second higher priority slot among the starting points of the plurality of slots found in the first step ST1, and at the same time, the first step ST1 You can also control to run) repeatedly.

도 2는 본 발명에 따른 기지국에서 전송한 셀 탐색을 실행하는 단말기의 수신단의 블록 구성도이다.2 is a block diagram of a receiver of a terminal for performing cell search transmitted from a base station according to the present invention.

도 2를 참조하여 첫째 단계를 설명하면, 기지국에서 송신된 채널 동기신호(SCH1)는 곱셈기(10,14)에 각각 입력되어 싸인 및 코사인 반송파가 곱해진다. 각 곱셈기(10,14)에서 출력되는 I 및 Q 채널신호는 펄스 성형 필터(11,15)를 각각 통과한 후 직교골드코드 Cp에 매치된 정합 여파기(Matched Filter)(12,16)를 통과하여 필터링된다. 이어, 각 정합 여파기(Matched Filter)(12,16)에서 출력되는 I, Q 채널신호는 제곱기(13,17)에 각각 입력되어 각각의 결과를 제곱한 후 덧셈기(18)를 통하여 더해진다. 즉, 미리 지정된 수의 슬롯에 걸쳐 이상에서 설명한 과정을 반복하고 그 결과를 덧셈기(18)에 저장된 값에 더한다.Referring to FIG. 2, the first step is described. The channel synchronization signal SCH1 transmitted from the base station is input to the multipliers 10 and 14, respectively, to multiply the sine and cosine carriers. The I and Q channel signals output from the multipliers 10 and 14 pass through the pulse shaping filters 11 and 15, respectively, and then through matched filters 12 and 16 matched to the orthogonal gold code Cp. Is filtered. Subsequently, the I and Q channel signals output from the matched filters 12 and 16 are input to the squarers 13 and 17, respectively, to square the respective results and then added through the adder 18. That is, the above-described process is repeated over a predetermined number of slots and the result is added to the value stored in the adder 18.

이어, 덧셈기(18)에서 출력되는 동기신호에 대한 상관값은 누산기(19)를 통해 미리 정해진 기준 슬롯동안 그 결과를 칩별로 각각 누적시킨다. 즉, 누산기(19)는 입력신호의 칩별로 각각 계산된 각 슬롯마다의 결과를 한 슬롯 간격으로 더해서 저장해 주는 역할을 한다.Subsequently, the correlation value for the synchronization signal output from the adder 18 accumulates the result for each chip for a predetermined reference slot through the accumulator 19. That is, the accumulator 19 adds and stores the result of each slot calculated for each chip of the input signal at one slot interval.

이어, 누산기(19)의 출력신호는 비교기(20)로 입력되어 칩별로 각각 게산된 상관값을 차례대로 비교하여 설정된 우선 순위를 갖는 상관값을 나타내는 위치 정보(기준 시점으로부터의 칩지연)를 다수개 알아낸다. 즉, 비교기(20)는 누산기(19)의 출력값들 중에서 특정 임계값을 넘는 것들을 다수개 찾아 그 중에서 최대값을 갖는 수신 신호의 지연을 찾아내어, 이 지연값을 바로 슬롯의 시작점으로 판단한다. 이때, 특정 임계값을 넘는 칩 지연이 없으면 마이크로 프로세서(미도시)는 다시 100으로 표시되는 첫째 단계를 반복시키도록 제어한다.Subsequently, the output signal of the accumulator 19 is input to the comparator 20 to sequentially compare the correlation values calculated for each chip in order to obtain a plurality of positional information (chip delay from the reference time point) indicating the correlation values having a set priority. Find out the dog. That is, the comparator 20 finds a plurality of output values of the accumulator 19 exceeding a specific threshold value, finds a delay of a received signal having a maximum value among them, and determines this delay value as a starting point of a slot. At this time, if there is no chip delay exceeding a certain threshold, the microprocessor (not shown) controls to repeat the first step indicated by 100 again.

여기서, 종래의 기슬과 대비해 볼 때 본 발명의 특징은 비교기(20)가 누산기(19)의 출력값들 중에서 특정 임계값을 넘는 것들을 다수개 찾아내고, 마이크로 프로세서는 다수개의 결과값을 설정된 우선 순위로 관리한다는 것이다.Here, in comparison with the conventional technology, the feature of the present invention is that the comparator 20 finds a plurality of output values of the accumulator 19 that exceed a certain threshold value, and the microprocessor sets a plurality of result values as a set priority. To manage.

200으로 표시되는 둘째 단계에서는 첫째 단계에서 비교기(20)가 특정 임계값을 넘는 칩 지연이 발생한 경우, 슬롯의 시작점에 관한 위치 정보를 상관부(21)에 알려주게 된다. 그러면 첫째 단계에서 수신되어 펄스 성형 필터(11,15)를 통과한 신호에 각 슬롯마다 17개의 상관기(각각 C1에서 C17까지의 직교골드코드)를 첫째 단계에서 알려준 슬롯의 시작점에서부터 적용시킨 다음 I와 Q 채널을 제곱기(22,23)를 통하여 각각 제곱하여 더한 값을 기억장치인 메모리(25)에 저장한다. 그리고 이러한 과정을 16개의 슬롯, 즉 한 프레임에 걸쳐 반복한다.In the second stage, indicated by 200, when the comparator 20 generates a chip delay exceeding a specific threshold in the first stage, the comparator 20 informs the correlator 21 of the position information regarding the starting point of the slot. 17 correlators (orthogonal gold codes from C1 to C17, respectively) for each slot are applied to the signal received in the first stage and passed through the pulse shaping filters 11 and 15 from the beginning of the slot indicated in the first stage, and then I and The Q channels are squared through the squarers 22 and 23, respectively, and stored in the memory 25, which is a storage device. This process is repeated over 16 slots, i.e., one frame.

이어, 비교기(26)는 메모리(25)에 저장된 값들 중에서 특정 임계값을 넘는 것들을 찾아내어, 찾아낸 임계값중에서 코드 그룹 테이블과 비교하여 수신 신호의 코드 그룹과 프레임의 시작점을 알아낸다. 그리고 이러한 정보를 셋째 단계의 채널 코드 저장부(31)로 알려준다. 이때, 만일, 비교기(26)가 특정 임계값을 넘는 코드 그룹을 알아내지 못하면, 마이크로 프로세서는 기지국에서 제공되는 동기 채널신호로부터 첫째 단계를 반복하도록 제어한다. 또한, 선택적으로 기지국에서 제공되는 동기 채널신호로부터 첫째 단계를 반복하도록 제어하면서도 이와 동시에 첫째 단계에서 알아낸 2번째 우선 순위를 갖는 슬롯 시작점을 이용하여 둘째 단계를 반복하여 실행하도록 제어한다.The comparator 26 then finds ones exceeding a certain threshold among the values stored in the memory 25 and compares the code group table with the found thresholds to find the start point of the code group and frame of the received signal. This information is informed to the channel code storage unit 31 of the third step. At this time, if the comparator 26 does not find a code group exceeding a certain threshold value, the microprocessor controls to repeat the first step from the synchronization channel signal provided from the base station. Further, while selectively controlling the first step from the synchronization channel signal provided by the base station, the second step is repeatedly executed by using the slot starting point having the second priority found in the first step.

300으로 표시되는 셋째 단계는 기지국에서 수신되어 펄스 성형 필터(11,15)를 통과한 신호에 둘째 단계에서 알려준 프레임의 시작점에 채널 코드 저장부(31)에서 제공되는 채널 구분 코드를 I와 Q 채널에 곱셈기(32,33)를 통하여 각각 곱한다. 이어, 둘째 단계에서 알아낸 코드 그룹에 속하는 16개의 상관기(각각의 상관기는 초기값이 서로 다른 골드코드를 사용한다)로 이루어진 상관부(34)를 심볼단위로 적용시켜 상관한다. 이어, 상관부(24)에서 출력되는 신호를 제곱기(35,36)를 통하여 각각 제곱하고, 제곱기(35,36)에서 각각 출력되는 I와 Q 채널을 덧셈기(37)를 이용하여 더한 후 저장한다.The third step, denoted by 300, is a channel identification code provided from the channel code storage unit 31 at the start of the frame indicated in the second step to the signal received from the base station and passed through the pulse shaping filters 11 and 15, and the I and Q channels. Multiply by the multipliers 32 and 33, respectively. Subsequently, the correlation unit 34, which consists of 16 correlators belonging to the code group found in the second step (each correlator uses a gold code having a different initial value), is applied by symbol unit. Subsequently, the signals output from the correlator 24 are squared through the squarers 35 and 36, and the I and Q channels respectively output from the squarers 35 and 36 are added using the adder 37. Save it.

이러한 과정을 미리 정해진 수의 심볼 동안 반복한 다음 그 결과를 누산기(38)에 더한 후 비교기(39)를 이용하여 더해진 값들 중에서 특정 임계값을 넘는 것들을 찾아 그 중에서 최대값을 갖는 상관기(즉, 앞의 16개의 서로 다른 골드코드 중의 하나)를 알아내어 기지국에서 전송한 셀을 탐색하게 된다. 그러나, 이때 셋째 단계에 오류가 발생되면, 마이크로 프로세서는 기지국에서 제공되는 동기 채널신호로부터 첫째 단계를 반복하도록 제어한다. 또한, 선택적으로 기지국에서 제공되는 동기 채널신호로부터 첫째 단계를 반복하도록 제어하면서도 이와 동시에 첫째 단계에서 알아낸 2번째 우선 순위를 갖는 슬롯 시작점을 이용하여 둘째 단계를 반복하여 실행하도록 제어한다.Repeat this process for a predetermined number of symbols and then add the result to accumulator 38 and use comparator 39 to find the ones that exceed a certain threshold among the added values and correlate them with the maximum of them (i.e., the front). One of the 16 different gold codes of) is found and the cell transmitted from the base station is searched. However, if an error occurs in the third step at this time, the microprocessor controls to repeat the first step from the synchronization channel signal provided from the base station. Further, while selectively controlling the first step from the synchronization channel signal provided by the base station, the second step is repeatedly executed by using the slot starting point having the second priority found in the first step.

이상의 본 발명을 요약하면, 첫째 단계에서 여러 개의 슬롯 시작점을 둘째 단계에 알려주고, 둘째 단계에서는 첫째 단계에서 알려준 슬롯 시작점중에서 가장 에너지가 큰 시작점에서 기지국 그룹과 프레임 동기를 찾아 셋째 단계로 알려준다. 따라서, 둘째 단계에서 실패했을 경우에는 마이크로 프로세서는 다시 첫째 단계를 반복함과 동시에 이전에 첫째 단계에서 알려준 여러 개의 슬롯 시작점중에서 에너지가 다음으로 큰 시작점에 대해서 둘째 단계를 반복하도록 제어한다. 셋째 단계에서는 둘째 단계에서 알려준 정보를 바탕으로 기지국을 찾게 된다. 그러나, 기지국을 찾지 못했을 때는 마이크로 프로세서는 첫째 단계와 둘째 단계에 오류가 발생했음을 인식하고, 첫째 단계에서 다시 기지국에서 전송한 신호가 센 기지국의 슬롯의 시작점을 찾기 시작하고 둘째 단계는 첫째 단계에서 찾은 새로운 정보가 올 때까지 첫째 단계로부터 받은 슬롯의 시작점중에서 다음으로 에너지가 큰 시작점에서 기지국 그룹과 프레임 동기를 찾아 셋째 단계로 알려준다. 이런 방식으로 계산량이 많고 계산 시간이 비교적 오래 걸리는 첫째 단계를 줄임으로써 전체 기지국 탐색 시간을 줄일 수 있다.In summary, in the first step, several slot start points are informed to the second step, and in the second step, the base station group and the frame synchronization are found at the highest energy starting point among the slot start points indicated in the first step, and the third step is informed. Therefore, if the second step fails, the microprocessor repeats the first step again and simultaneously controls the second step for the next-largest starting point of the multiple slot start points previously indicated in the first step. In the third step, the base station is found based on the information provided in the second step. However, when the base station is not found, the microprocessor recognizes that an error has occurred in the first and second stages, and in the first stage, the signal transmitted from the base station starts to find the starting point of the slot of the base station, and the second stage is found in the first stage. From the start point of the slot received from the first step until the new information comes in, the next step is to find the frame synchronization with the base station group and the third step. In this way, the overall base station discovery time can be reduced by reducing the first step, which is computationally expensive and takes relatively long computation time.

이상의 설명에서와 같은 본 발명에 따르면, 비동기식 광대역 코드 분할 다중 접속(Code Division Multiple Access : CDMA)방식의 이동 통신 시스템에서 기지국에서 단말기로 동기 채널신호를 전송한 경우, 첫째 단계에서 슬롯의 시작점을 알아내는 상관값을 미리 설정된 다수개를 출력한다. 따라서, 셀을 탐색하는 셋째 단계에서 기지국에서 전송한 셀을 찾지 못하면 셀을 탐색하는데 대부분의 계산 시간이 걸리는 첫째 단계부터 다시 실행하며, 동시에 첫 번째 단계에서알아낸 슬롯의 시작점들 중에서 그 다음으로 에너지가 큰 슬롯의 시작점을 이용하여 두 번째 단계를 실행하도록 제어한다.According to the present invention as described above, when a synchronization channel signal is transmitted from a base station to a terminal in an asynchronous wideband code division multiple access (CDMA) mobile communication system, the starting point of the slot is known in the first step. Outputs a plurality of preset correlation values. Therefore, if the third step of searching for the cell does not find the cell transmitted by the base station, it executes again from the first step, which takes most of the calculation time to search for the cell. Controls to execute the second step using the starting point of the larger slot.

이에 따라, 동기식에 비해 기지국에서 전송한 셀을 탐색하는데 어려운 비동기식 광대역 코드 분할 다중 접속방식의 이동 시스템에서 전체 셀 탐색 시간을 줄임으로써 단말기가 전원을 켠 후 빠른 시간 안에 통화가 가능토록 해 준다. 또한, 단말기의 위치가 핸드오프를 실행해야 될 장소에 있더라도 핸드오프도 신속히 할 수 있어 통화 중 끊김 현상을 줄일 수 있다. 그리고 부가적으로 단말기의 전력사용을 줄일 수 있다.Accordingly, in the mobile system of the asynchronous broadband code division multiple access method, which is more difficult to search for a cell transmitted from a base station than a synchronous one, the entire cell search time is reduced, so that a call can be made quickly after the terminal is turned on. In addition, even if the position of the terminal is in the place where the handoff should be performed, the handoff can be quickly, thereby reducing the interruption phenomenon. In addition, it is possible to reduce the power usage of the terminal.

Claims (2)

Translated fromKorean
기지국에서 제공되는 동기 채널신호를 검출하여 한 프레임당 구성되는 다수개의 슬롯 중 미리 설정된 우선 순위를 갖는 다수개의 슬롯의 시작점을 알아내는 첫째 단계와,A first step of detecting a start point of a plurality of slots having a predetermined priority among a plurality of slots configured per frame by detecting a synchronization channel signal provided from a base station;상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 가장 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 기지국에서 제공되는 동기 채널신호를 검출하여 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내는 둘째 단계와,The sync channel signal provided from the base station is detected based on the start point of the slot having the highest priority among the start points of the plurality of slots found in the first step. The second step to find out,상기 둘째 단계에서 알려진 기지국 그룹과 프레임 시작 부분에 관한 정보를 이용하여 공통 제어 물리채널신호를 검출하여 상기 둘째 단계에서 알아낸 기지국 그룹 속에 있는 다수개의 기지국 중에서 가장 신호의 세기가 강한 기지국과 동기를 맞추는 셋째 단계와,The second step detects the common control physical channel signal using the known base station group and information on the start of the frame and synchronizes with the base station having the strongest signal strength among the plurality of base stations in the base station group found in the second step. With the third step,상기 둘째 단계에서 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내지 못한 경우 또는 셋째 단계에서 상기 기지국에서 제공된 셀을 알아내지 못한 경우에는 상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 두 번째 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 상기 둘째 단계를 반복하여 실행하는 단계로 이루어진 것을 특징으로 하는 이동 통신 시스템 셀 탐색 방법.In the second step, if the sync channel signal belongs to which base station group and where the start of the frame is not known, or in the third step, the cell provided by the base station is not found, And repeating the second step based on the start point of the slot having the second highest priority among the slot start points.기지국에서 제공되는 동기 채널신호를 검출하여 한 프레임당 구성되는 다수개의 슬롯 중 미리 설정된 우선 순위를 갖는 다수개의 슬롯의 시작점을 알아내는 첫째 단계와,A first step of detecting a start point of a plurality of slots having a predetermined priority among a plurality of slots configured per frame by detecting a synchronization channel signal provided from a base station;상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 가장 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 기지국에서 제공되는 동기 채널신호를 검출하여 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내는 둘째 단계와,The sync channel signal provided from the base station is detected based on the start point of the slot having the highest priority among the start points of the plurality of slots found in the first step. The second step to find out,상기 둘째 단계에서 알려진 기지국 그룹과 프레임 시작 부분에 관한 정보를 이용하여 공통 제어 물리채널신호를 검출하여 상기 둘째 단계에서 알아낸 기지국 그룹 속에 있는 다수개의 기지국 중에서 가장 신호의 세기가 강한 기지국과 동기를 맞추는 셋째 단계와,The second step detects the common control physical channel signal using the known base station group and information on the start of the frame and synchronizes with the base station having the strongest signal strength among the plurality of base stations in the base station group found in the second step. With the third step,상기 둘째 단계에서 상기 동기 채널신호가 어느 기지국 그룹에 속하고 프레임의 시작 부분은 어디인지를 알아내지 못한 경우 또는 셋째 단계에서 상기 기지국에서 제공된 셀을 알아내지 못한 경우에는 상기 첫째 단계에서 알아낸 다수개의 슬롯의 시작점중 두 번째 우선 순위가 높은 슬롯의 시작점을 기준으로 하여 상기 둘째 단계를 반복하여 실행하도록 제어하고, 이와 동시에 상기 첫째 단계를 반복하여 실행하도록 제어하는 단계로 이루어진 것을 특징으로 하는 이동 통신 시스템 셀 탐색 방법.In the second step, if the sync channel signal belongs to which base station group and where the start of the frame is not known, or in the third step, the cell provided by the base station is not found, A mobile communication system comprising controlling to execute the second step repeatedly based on the starting point of the slot having the second highest priority among slots, and simultaneously executing the first step repeatedly. Cell navigation method.
KR1019980061815A1998-12-301998-12-30 Cell navigation method in mobile communication systemExpired - Fee RelatedKR100281094B1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
KR1019980061815AKR100281094B1 (en)1998-12-301998-12-30 Cell navigation method in mobile communication system

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
KR1019980061815AKR100281094B1 (en)1998-12-301998-12-30 Cell navigation method in mobile communication system

Publications (2)

Publication NumberPublication Date
KR20000045257A KR20000045257A (en)2000-07-15
KR100281094B1true KR100281094B1 (en)2001-02-01

Family

ID=19568512

Family Applications (1)

Application NumberTitlePriority DateFiling Date
KR1019980061815AExpired - Fee RelatedKR100281094B1 (en)1998-12-301998-12-30 Cell navigation method in mobile communication system

Country Status (1)

CountryLink
KR (1)KR100281094B1 (en)

Families Citing this family (347)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
KR100566249B1 (en)*1999-07-022006-03-29삼성전자주식회사 High speed cell search apparatus and method for asynchronous code division multiple access communication system
KR100479169B1 (en)*2001-10-262005-03-25삼성전자주식회사Apparatus for cell search and method thereof in mobile communication system
US10378106B2 (en)2008-11-142019-08-13Asm Ip Holding B.V.Method of forming insulation film by modified PEALD
US9394608B2 (en)2009-04-062016-07-19Asm America, Inc.Semiconductor processing reactor and components thereof
US8802201B2 (en)2009-08-142014-08-12Asm America, Inc.Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US9312155B2 (en)2011-06-062016-04-12Asm Japan K.K.High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10364496B2 (en)2011-06-272019-07-30Asm Ip Holding B.V.Dual section module having shared and unshared mass flow controllers
US10854498B2 (en)2011-07-152020-12-01Asm Ip Holding B.V.Wafer-supporting device and method for producing same
US20130023129A1 (en)2011-07-202013-01-24Asm America, Inc.Pressure transmitter for a semiconductor processing environment
US9017481B1 (en)2011-10-282015-04-28Asm America, Inc.Process feed management for semiconductor substrate processing
US9659799B2 (en)2012-08-282017-05-23Asm Ip Holding B.V.Systems and methods for dynamic semiconductor process scheduling
US10714315B2 (en)2012-10-122020-07-14Asm Ip Holdings B.V.Semiconductor reaction chamber showerhead
US20160376700A1 (en)2013-02-012016-12-29Asm Ip Holding B.V.System for treatment of deposition reactor
US9484191B2 (en)2013-03-082016-11-01Asm Ip Holding B.V.Pulsed remote plasma method and system
US9589770B2 (en)2013-03-082017-03-07Asm Ip Holding B.V.Method and systems for in-situ formation of intermediate reactive species
US9240412B2 (en)2013-09-272016-01-19Asm Ip Holding B.V.Semiconductor structure and device and methods of forming same using selective epitaxial process
US10683571B2 (en)2014-02-252020-06-16Asm Ip Holding B.V.Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en)2014-03-182019-01-01Asm Ip Holding B.V.Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en)2014-03-192021-05-25Asm Ip Holding B.V.Gas-phase reactor and system having exhaust plenum and components thereof
US10858737B2 (en)2014-07-282020-12-08Asm Ip Holding B.V.Showerhead assembly and components thereof
US9890456B2 (en)2014-08-212018-02-13Asm Ip Holding B.V.Method and system for in situ formation of gas-phase compounds
US9657845B2 (en)2014-10-072017-05-23Asm Ip Holding B.V.Variable conductance gas distribution apparatus and method
US10941490B2 (en)2014-10-072021-03-09Asm Ip Holding B.V.Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
KR102263121B1 (en)2014-12-222021-06-09에이에스엠 아이피 홀딩 비.브이.Semiconductor device and manufacuring method thereof
US10529542B2 (en)2015-03-112020-01-07Asm Ip Holdings B.V.Cross-flow reactor and method
US10276355B2 (en)2015-03-122019-04-30Asm Ip Holding B.V.Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en)2015-06-262019-10-29Asm Ip Holding B.V.Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en)2015-07-072020-03-24Asm Ip Holding B.V.Magnetic susceptor to baseplate seal
US9960072B2 (en)2015-09-292018-05-01Asm Ip Holding B.V.Variable adjustment for precise matching of multiple chamber cavity housings
US10211308B2 (en)2015-10-212019-02-19Asm Ip Holding B.V.NbMC layers
US10322384B2 (en)2015-11-092019-06-18Asm Ip Holding B.V.Counter flow mixer for process chamber
US11139308B2 (en)2015-12-292021-10-05Asm Ip Holding B.V.Atomic layer deposition of III-V compounds to form V-NAND devices
US10468251B2 (en)2016-02-192019-11-05Asm Ip Holding B.V.Method for forming spacers using silicon nitride film for spacer-defined multiple patterning
US10529554B2 (en)2016-02-192020-01-07Asm Ip Holding B.V.Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10501866B2 (en)2016-03-092019-12-10Asm Ip Holding B.V.Gas distribution apparatus for improved film uniformity in an epitaxial system
US10343920B2 (en)2016-03-182019-07-09Asm Ip Holding B.V.Aligned carbon nanotubes
US9892913B2 (en)2016-03-242018-02-13Asm Ip Holding B.V.Radial and thickness control via biased multi-port injection settings
US10190213B2 (en)2016-04-212019-01-29Asm Ip Holding B.V.Deposition of metal borides
US10865475B2 (en)2016-04-212020-12-15Asm Ip Holding B.V.Deposition of metal borides and silicides
US10032628B2 (en)2016-05-022018-07-24Asm Ip Holding B.V.Source/drain performance through conformal solid state doping
US10367080B2 (en)2016-05-022019-07-30Asm Ip Holding B.V.Method of forming a germanium oxynitride film
US10388509B2 (en)2016-06-282019-08-20Asm Ip Holding B.V.Formation of epitaxial layers via dislocation filtering
US9859151B1 (en)2016-07-082018-01-02Asm Ip Holding B.V.Selective film deposition method to form air gaps
US10612137B2 (en)2016-07-082020-04-07Asm Ip Holdings B.V.Organic reactants for atomic layer deposition
US10714385B2 (en)2016-07-192020-07-14Asm Ip Holding B.V.Selective deposition of tungsten
KR102354490B1 (en)2016-07-272022-01-21에이에스엠 아이피 홀딩 비.브이.Method of processing a substrate
US9812320B1 (en)2016-07-282017-11-07Asm Ip Holding B.V.Method and apparatus for filling a gap
US10395919B2 (en)2016-07-282019-08-27Asm Ip Holding B.V.Method and apparatus for filling a gap
US9887082B1 (en)2016-07-282018-02-06Asm Ip Holding B.V.Method and apparatus for filling a gap
KR102532607B1 (en)2016-07-282023-05-15에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus and method of operating the same
KR102613349B1 (en)2016-08-252023-12-14에이에스엠 아이피 홀딩 비.브이.Exhaust apparatus and substrate processing apparatus and thin film fabricating method using the same
US10410943B2 (en)2016-10-132019-09-10Asm Ip Holding B.V.Method for passivating a surface of a semiconductor and related systems
US10643826B2 (en)2016-10-262020-05-05Asm Ip Holdings B.V.Methods for thermally calibrating reaction chambers
US11532757B2 (en)2016-10-272022-12-20Asm Ip Holding B.V.Deposition of charge trapping layers
US10435790B2 (en)2016-11-012019-10-08Asm Ip Holding B.V.Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap
US10643904B2 (en)2016-11-012020-05-05Asm Ip Holdings B.V.Methods for forming a semiconductor device and related semiconductor device structures
US10714350B2 (en)2016-11-012020-07-14ASM IP Holdings, B.V.Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10229833B2 (en)2016-11-012019-03-12Asm Ip Holding B.V.Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10134757B2 (en)2016-11-072018-11-20Asm Ip Holding B.V.Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en)2016-11-152023-06-21에이에스엠 아이피 홀딩 비.브이.Gas supply unit and substrate processing apparatus including the same
US10340135B2 (en)2016-11-282019-07-02Asm Ip Holding B.V.Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride
KR102762543B1 (en)2016-12-142025-02-05에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
US11447861B2 (en)2016-12-152022-09-20Asm Ip Holding B.V.Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11581186B2 (en)2016-12-152023-02-14Asm Ip Holding B.V.Sequential infiltration synthesis apparatus
KR102700194B1 (en)2016-12-192024-08-28에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
US10269558B2 (en)2016-12-222019-04-23Asm Ip Holding B.V.Method of forming a structure on a substrate
US10867788B2 (en)2016-12-282020-12-15Asm Ip Holding B.V.Method of forming a structure on a substrate
US11390950B2 (en)2017-01-102022-07-19Asm Ip Holding B.V.Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en)2017-02-092020-05-19Asm Ip Holding B.V.Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en)2017-02-152019-11-05Asm Ip Holding B.V.Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10283353B2 (en)2017-03-292019-05-07Asm Ip Holding B.V.Method of reforming insulating film deposited on substrate with recess pattern
US10529563B2 (en)2017-03-292020-01-07Asm Ip Holdings B.V.Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
KR102457289B1 (en)2017-04-252022-10-21에이에스엠 아이피 홀딩 비.브이.Method for depositing a thin film and manufacturing a semiconductor device
US10770286B2 (en)2017-05-082020-09-08Asm Ip Holdings B.V.Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10446393B2 (en)2017-05-082019-10-15Asm Ip Holding B.V.Methods for forming silicon-containing epitaxial layers and related semiconductor device structures
US10892156B2 (en)2017-05-082021-01-12Asm Ip Holding B.V.Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10504742B2 (en)2017-05-312019-12-10Asm Ip Holding B.V.Method of atomic layer etching using hydrogen plasma
US10886123B2 (en)2017-06-022021-01-05Asm Ip Holding B.V.Methods for forming low temperature semiconductor layers and related semiconductor device structures
US12040200B2 (en)2017-06-202024-07-16Asm Ip Holding B.V.Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en)2017-06-282022-04-19Asm Ip Holding B.V.Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en)2017-07-052020-06-16Asm Ip Holdings B.V.Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en)2017-07-182019-01-28에이에스엠 아이피 홀딩 비.브이.Methods for forming a semiconductor device structure and related semiconductor device structures
US11374112B2 (en)2017-07-192022-06-28Asm Ip Holding B.V.Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en)2017-07-192021-05-25Asm Ip Holding B.V.Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US10541333B2 (en)2017-07-192020-01-21Asm Ip Holding B.V.Method for depositing a group IV semiconductor and related semiconductor device structures
US10590535B2 (en)2017-07-262020-03-17Asm Ip Holdings B.V.Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10312055B2 (en)2017-07-262019-06-04Asm Ip Holding B.V.Method of depositing film by PEALD using negative bias
US10605530B2 (en)2017-07-262020-03-31Asm Ip Holding B.V.Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace
TWI815813B (en)2017-08-042023-09-21荷蘭商Asm智慧財產控股公司Showerhead assembly for distributing a gas within a reaction chamber
US10692741B2 (en)2017-08-082020-06-23Asm Ip Holdings B.V.Radiation shield
US10770336B2 (en)2017-08-082020-09-08Asm Ip Holding B.V.Substrate lift mechanism and reactor including same
US11139191B2 (en)2017-08-092021-10-05Asm Ip Holding B.V.Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10249524B2 (en)2017-08-092019-04-02Asm Ip Holding B.V.Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11769682B2 (en)2017-08-092023-09-26Asm Ip Holding B.V.Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en)2017-08-242020-10-27Asm Ip Holding B.V.Heater electrical connector and adapter
US11830730B2 (en)2017-08-292023-11-28Asm Ip Holding B.V.Layer forming method and apparatus
US11056344B2 (en)2017-08-302021-07-06Asm Ip Holding B.V.Layer forming method
KR102491945B1 (en)2017-08-302023-01-26에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
US11295980B2 (en)2017-08-302022-04-05Asm Ip Holding B.V.Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102401446B1 (en)2017-08-312022-05-24에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
US10607895B2 (en)2017-09-182020-03-31Asm Ip Holdings B.V.Method for forming a semiconductor device structure comprising a gate fill metal
KR102630301B1 (en)2017-09-212024-01-29에이에스엠 아이피 홀딩 비.브이.Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en)2017-09-222020-11-24Asm Ip Holding B.V.Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en)2017-09-282020-05-19Asm Ip Holdings B.V.Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en)2017-10-052019-09-03Asm Ip Holding B.V.Method for selectively depositing a metallic film on a substrate
US10319588B2 (en)2017-10-102019-06-11Asm Ip Holding B.V.Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en)2017-10-302021-02-16Asm Ip Holding B.V.Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en)2017-11-162022-09-14에이에스엠 아이피 홀딩 비.브이.Method of processing a substrate and a device manufactured by the same
US10910262B2 (en)2017-11-162021-02-02Asm Ip Holding B.V.Method of selectively depositing a capping layer structure on a semiconductor device structure
WO2019103613A1 (en)2017-11-272019-05-31Asm Ip Holding B.V.A storage device for storing wafer cassettes for use with a batch furnace
CN111344522B (en)2017-11-272022-04-12阿斯莫Ip控股公司Including clean mini-environment device
US10290508B1 (en)2017-12-052019-05-14Asm Ip Holding B.V.Method for forming vertical spacers for spacer-defined patterning
US10872771B2 (en)2018-01-162020-12-22Asm Ip Holding B. V.Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
KR102695659B1 (en)2018-01-192024-08-14에이에스엠 아이피 홀딩 비.브이. Method for depositing a gap filling layer by plasma assisted deposition
TWI799494B (en)2018-01-192023-04-21荷蘭商Asm 智慧財產控股公司Deposition method
USD903477S1 (en)2018-01-242020-12-01Asm Ip Holdings B.V.Metal clamp
US11018047B2 (en)2018-01-252021-05-25Asm Ip Holding B.V.Hybrid lift pin
US10535516B2 (en)2018-02-012020-01-14Asm Ip Holdings B.V.Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures
USD880437S1 (en)2018-02-012020-04-07Asm Ip Holding B.V.Gas supply plate for semiconductor manufacturing apparatus
US11081345B2 (en)2018-02-062021-08-03Asm Ip Holding B.V.Method of post-deposition treatment for silicon oxide film
WO2019158960A1 (en)2018-02-142019-08-22Asm Ip Holding B.V.A method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10896820B2 (en)2018-02-142021-01-19Asm Ip Holding B.V.Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en)2018-02-152020-08-04Asm Ip Holding B.V.Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
KR102636427B1 (en)2018-02-202024-02-13에이에스엠 아이피 홀딩 비.브이.Substrate processing method and apparatus
US10658181B2 (en)2018-02-202020-05-19Asm Ip Holding B.V.Method of spacer-defined direct patterning in semiconductor fabrication
US10975470B2 (en)2018-02-232021-04-13Asm Ip Holding B.V.Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en)2018-03-012022-10-18Asm Ip Holding B.V.Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en)2018-03-092023-04-18Asm Ip Holding B.V.Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en)2018-03-162021-09-07Asm Ip Holding B.V.Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en)2018-03-272024-03-11에이에스엠 아이피 홀딩 비.브이.Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11230766B2 (en)2018-03-292022-01-25Asm Ip Holding B.V.Substrate processing apparatus and method
US11088002B2 (en)2018-03-292021-08-10Asm Ip Holding B.V.Substrate rack and a substrate processing system and method
US10510536B2 (en)2018-03-292019-12-17Asm Ip Holding B.V.Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber
KR102501472B1 (en)2018-03-302023-02-20에이에스엠 아이피 홀딩 비.브이.Substrate processing method
KR102600229B1 (en)2018-04-092023-11-10에이에스엠 아이피 홀딩 비.브이.Substrate supporting device, substrate processing apparatus including the same and substrate processing method
TWI811348B (en)2018-05-082023-08-11荷蘭商Asm 智慧財產控股公司Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12025484B2 (en)2018-05-082024-07-02Asm Ip Holding B.V.Thin film forming method
US12272527B2 (en)2018-05-092025-04-08Asm Ip Holding B.V.Apparatus for use with hydrogen radicals and method of using same
KR20190129718A (en)2018-05-112019-11-20에이에스엠 아이피 홀딩 비.브이.Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en)2018-05-282023-10-31에이에스엠 아이피 홀딩 비.브이.Method of processing a substrate and a device manufactured by the same
US11718913B2 (en)2018-06-042023-08-08Asm Ip Holding B.V.Gas distribution system and reactor system including same
TWI840362B (en)2018-06-042024-05-01荷蘭商Asm Ip私人控股有限公司Wafer handling chamber with moisture reduction
US11286562B2 (en)2018-06-082022-03-29Asm Ip Holding B.V.Gas-phase chemical reactor and method of using same
US10797133B2 (en)2018-06-212020-10-06Asm Ip Holding B.V.Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102568797B1 (en)2018-06-212023-08-21에이에스엠 아이피 홀딩 비.브이.Substrate processing system
KR102854019B1 (en)2018-06-272025-09-02에이에스엠 아이피 홀딩 비.브이. Periodic deposition method for forming a metal-containing material and films and structures comprising the metal-containing material
TWI873894B (en)2018-06-272025-02-21荷蘭商Asm Ip私人控股有限公司Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
KR102686758B1 (en)2018-06-292024-07-18에이에스엠 아이피 홀딩 비.브이.Method for depositing a thin film and manufacturing a semiconductor device
US10612136B2 (en)2018-06-292020-04-07ASM IP Holding, B.V.Temperature-controlled flange and reactor system including same
US10388513B1 (en)2018-07-032019-08-20Asm Ip Holding B.V.Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en)2018-07-032020-08-25Asm Ip Holding B.V.Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en)2018-07-162020-09-08Asm Ip Holding B.V.Diaphragm valves, valve components, and methods for forming valve components
US10483099B1 (en)2018-07-262019-11-19Asm Ip Holding B.V.Method for forming thermally stable organosilicon polymer film
US11053591B2 (en)2018-08-062021-07-06Asm Ip Holding B.V.Multi-port gas injection system and reactor system including same
US10883175B2 (en)2018-08-092021-01-05Asm Ip Holding B.V.Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en)2018-08-162020-11-10Asm Ip Holding B.V.Gas distribution device for a wafer processing apparatus
US11430674B2 (en)2018-08-222022-08-30Asm Ip Holding B.V.Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US11024523B2 (en)2018-09-112021-06-01Asm Ip Holding B.V.Substrate processing apparatus and method
KR102707956B1 (en)2018-09-112024-09-19에이에스엠 아이피 홀딩 비.브이.Method for deposition of a thin film
US11049751B2 (en)2018-09-142021-06-29Asm Ip Holding B.V.Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en)2018-10-012024-10-25Asmip控股有限公司Substrate holding apparatus, system comprising the same and method of using the same
US11232963B2 (en)2018-10-032022-01-25Asm Ip Holding B.V.Substrate processing apparatus and method
KR102592699B1 (en)2018-10-082023-10-23에이에스엠 아이피 홀딩 비.브이.Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en)2018-10-112020-11-24Asm Ip Holding B.V.Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en)2018-10-162020-10-20Asm Ip Holding B.V.Method for etching a carbon-containing feature
KR102605121B1 (en)2018-10-192023-11-23에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus and substrate processing method
KR102546322B1 (en)2018-10-192023-06-21에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus and substrate processing method
USD948463S1 (en)2018-10-242022-04-12Asm Ip Holding B.V.Susceptor for semiconductor substrate supporting apparatus
US10381219B1 (en)2018-10-252019-08-13Asm Ip Holding B.V.Methods for forming a silicon nitride film
US12378665B2 (en)2018-10-262025-08-05Asm Ip Holding B.V.High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en)2018-10-312021-08-10Asm Ip Holding B.V.Substrate processing apparatus for processing substrates
KR102748291B1 (en)2018-11-022024-12-31에이에스엠 아이피 홀딩 비.브이.Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en)2018-11-062023-02-07Asm Ip Holding B.V.Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en)2018-11-072021-06-08Asm Ip Holding B.V.Methods for depositing a boron doped silicon germanium film
US10818758B2 (en)2018-11-162020-10-27Asm Ip Holding B.V.Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10847366B2 (en)2018-11-162020-11-24Asm Ip Holding B.V.Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10559458B1 (en)2018-11-262020-02-11Asm Ip Holding B.V.Method of forming oxynitride film
US12040199B2 (en)2018-11-282024-07-16Asm Ip Holding B.V.Substrate processing apparatus for processing substrates
US11217444B2 (en)2018-11-302022-01-04Asm Ip Holding B.V.Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en)2018-12-042024-02-13에이에스엠 아이피 홀딩 비.브이.A method for cleaning a substrate processing apparatus
US11158513B2 (en)2018-12-132021-10-26Asm Ip Holding B.V.Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
TWI874340B (en)2018-12-142025-03-01荷蘭商Asm Ip私人控股有限公司Method of forming device structure, structure formed by the method and system for performing the method
TWI866480B (en)2019-01-172024-12-11荷蘭商Asm Ip 私人控股有限公司Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en)2019-01-222024-11-07에이에스엠 아이피 홀딩 비.브이.Semiconductor processing device
CN111524788B (en)2019-02-012023-11-24Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
TWI873122B (en)2019-02-202025-02-21荷蘭商Asm Ip私人控股有限公司Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus
TWI845607B (en)2019-02-202024-06-21荷蘭商Asm Ip私人控股有限公司Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
TWI838458B (en)2019-02-202024-04-11荷蘭商Asm Ip私人控股有限公司Apparatus and methods for plug fill deposition in 3-d nand applications
KR102626263B1 (en)2019-02-202024-01-16에이에스엠 아이피 홀딩 비.브이.Cyclical deposition method including treatment step and apparatus for same
TWI842826B (en)2019-02-222024-05-21荷蘭商Asm Ip私人控股有限公司Substrate processing apparatus and method for processing substrate
KR102858005B1 (en)2019-03-082025-09-09에이에스엠 아이피 홀딩 비.브이.Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
US11742198B2 (en)2019-03-082023-08-29Asm Ip Holding B.V.Structure including SiOCN layer and method of forming same
KR102782593B1 (en)2019-03-082025-03-14에이에스엠 아이피 홀딩 비.브이.Structure Including SiOC Layer and Method of Forming Same
JP2020167398A (en)2019-03-282020-10-08エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en)2019-04-012025-05-19에이에스엠 아이피 홀딩 비.브이.Method of manufacturing semiconductor device
KR20200123380A (en)2019-04-192020-10-29에이에스엠 아이피 홀딩 비.브이.Layer forming method and apparatus
KR20200125453A (en)2019-04-242020-11-04에이에스엠 아이피 홀딩 비.브이.Gas-phase reactor system and method of using same
KR20200130121A (en)2019-05-072020-11-18에이에스엠 아이피 홀딩 비.브이.Chemical source vessel with dip tube
US11289326B2 (en)2019-05-072022-03-29Asm Ip Holding B.V.Method for reforming amorphous carbon polymer film
KR20200130652A (en)2019-05-102020-11-19에이에스엠 아이피 홀딩 비.브이.Method of depositing material onto a surface and structure formed according to the method
JP7612342B2 (en)2019-05-162025-01-14エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7598201B2 (en)2019-05-162024-12-11エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD947913S1 (en)2019-05-172022-04-05Asm Ip Holding B.V.Susceptor shaft
USD975665S1 (en)2019-05-172023-01-17Asm Ip Holding B.V.Susceptor shaft
USD935572S1 (en)2019-05-242021-11-09Asm Ip Holding B.V.Gas channel plate
USD922229S1 (en)2019-06-052021-06-15Asm Ip Holding B.V.Device for controlling a temperature of a gas supply unit
KR20200141002A (en)2019-06-062020-12-17에이에스엠 아이피 홀딩 비.브이.Method of using a gas-phase reactor system including analyzing exhausted gas
KR20200141931A (en)2019-06-102020-12-21에이에스엠 아이피 홀딩 비.브이.Method for cleaning quartz epitaxial chambers
KR20200143254A (en)2019-06-112020-12-23에이에스엠 아이피 홀딩 비.브이.Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en)2019-06-142022-03-01Asm Ip Holding B.V.Shower plate
USD931978S1 (en)2019-06-272021-09-28Asm Ip Holding B.V.Showerhead vacuum transport
KR20210005515A (en)2019-07-032021-01-14에이에스엠 아이피 홀딩 비.브이.Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en)2019-07-092024-06-13エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646A (en)2019-07-102021-01-12Asm Ip私人控股有限公司Substrate supporting assembly and substrate processing device comprising same
KR20210010307A (en)2019-07-162021-01-27에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
KR20210010816A (en)2019-07-172021-01-28에이에스엠 아이피 홀딩 비.브이.Radical assist ignition plasma system and method
KR102860110B1 (en)2019-07-172025-09-16에이에스엠 아이피 홀딩 비.브이.Methods of forming silicon germanium structures
US11643724B2 (en)2019-07-182023-05-09Asm Ip Holding B.V.Method of forming structures using a neutral beam
KR20210010817A (en)2019-07-192021-01-28에이에스엠 아이피 홀딩 비.브이.Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
TWI839544B (en)2019-07-192024-04-21荷蘭商Asm Ip私人控股有限公司Method of forming topology-controlled amorphous carbon polymer film
TWI851767B (en)2019-07-292024-08-11荷蘭商Asm Ip私人控股有限公司Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
CN112309899A (en)2019-07-302021-02-02Asm Ip私人控股有限公司Substrate processing apparatus
CN112309900A (en)2019-07-302021-02-02Asm Ip私人控股有限公司Substrate processing apparatus
US12169361B2 (en)2019-07-302024-12-17Asm Ip Holding B.V.Substrate processing apparatus and method
US11587814B2 (en)2019-07-312023-02-21Asm Ip Holding B.V.Vertical batch furnace assembly
US11227782B2 (en)2019-07-312022-01-18Asm Ip Holding B.V.Vertical batch furnace assembly
US11587815B2 (en)2019-07-312023-02-21Asm Ip Holding B.V.Vertical batch furnace assembly
CN112323048B (en)2019-08-052024-02-09Asm Ip私人控股有限公司Liquid level sensor for chemical source container
CN112342526A (en)2019-08-092021-02-09Asm Ip私人控股有限公司Heater assembly including cooling device and method of using same
USD965524S1 (en)2019-08-192022-10-04Asm Ip Holding B.V.Susceptor support
USD965044S1 (en)2019-08-192022-09-27Asm Ip Holding B.V.Susceptor shaft
JP2021031769A (en)2019-08-212021-03-01エーエスエム アイピー ホールディング ビー.ブイ.Production apparatus of mixed gas of film deposition raw material and film deposition apparatus
USD979506S1 (en)2019-08-222023-02-28Asm Ip Holding B.V.Insulator
USD949319S1 (en)2019-08-222022-04-19Asm Ip Holding B.V.Exhaust duct
USD940837S1 (en)2019-08-222022-01-11Asm Ip Holding B.V.Electrode
KR20210024423A (en)2019-08-222021-03-05에이에스엠 아이피 홀딩 비.브이.Method for forming a structure with a hole
USD930782S1 (en)2019-08-222021-09-14Asm Ip Holding B.V.Gas distributor
KR20210024420A (en)2019-08-232021-03-05에이에스엠 아이피 홀딩 비.브이.Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11286558B2 (en)2019-08-232022-03-29Asm Ip Holding B.V.Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR102806450B1 (en)2019-09-042025-05-12에이에스엠 아이피 홀딩 비.브이.Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en)2019-09-052024-11-22에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
US11562901B2 (en)2019-09-252023-01-24Asm Ip Holding B.V.Substrate processing method
CN112593212B (en)2019-10-022023-12-22Asm Ip私人控股有限公司Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process
TW202128273A (en)2019-10-082021-08-01荷蘭商Asm Ip私人控股有限公司Gas injection system, reactor system, and method of depositing material on surface of substratewithin reaction chamber
KR20210042810A (en)2019-10-082021-04-20에이에스엠 아이피 홀딩 비.브이.Reactor system including a gas distribution assembly for use with activated species and method of using same
TWI846953B (en)2019-10-082024-07-01荷蘭商Asm Ip私人控股有限公司Substrate processing device
TWI846966B (en)2019-10-102024-07-01荷蘭商Asm Ip私人控股有限公司Method of forming a photoresist underlayer and structure including same
US12009241B2 (en)2019-10-142024-06-11Asm Ip Holding B.V.Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en)2019-10-162024-03-11荷蘭商Asm Ip私人控股有限公司Method of topology-selective film formation of silicon oxide
US11637014B2 (en)2019-10-172023-04-25Asm Ip Holding B.V.Methods for selective deposition of doped semiconductor material
KR102845724B1 (en)2019-10-212025-08-13에이에스엠 아이피 홀딩 비.브이.Apparatus and methods for selectively etching films
KR20210050453A (en)2019-10-252021-05-07에이에스엠 아이피 홀딩 비.브이.Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en)2019-10-292023-05-09Asm Ip Holding B.V.Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR20210054983A (en)2019-11-052021-05-14에이에스엠 아이피 홀딩 비.브이.Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en)2019-11-152022-11-15Asm Ip Holding B.V.Method for providing a semiconductor device with silicon filled gaps
KR102861314B1 (en)2019-11-202025-09-17에이에스엠 아이피 홀딩 비.브이.Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
US11450529B2 (en)2019-11-262022-09-20Asm Ip Holding B.V.Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697B (en)2019-11-262025-07-29Asmip私人控股有限公司Substrate processing apparatus
CN112885692B (en)2019-11-292025-08-15Asmip私人控股有限公司Substrate processing apparatus
CN120432376A (en)2019-11-292025-08-05Asm Ip私人控股有限公司Substrate processing apparatus
JP7527928B2 (en)2019-12-022024-08-05エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en)2019-12-042021-06-15에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
KR20210078405A (en)2019-12-172021-06-28에이에스엠 아이피 홀딩 비.브이.Method of forming vanadium nitride layer and structure including the vanadium nitride layer
KR20210080214A (en)2019-12-192021-06-30에이에스엠 아이피 홀딩 비.브이.Methods for filling a gap feature on a substrate and related semiconductor structures
JP7636892B2 (en)2020-01-062025-02-27エーエスエム・アイピー・ホールディング・ベー・フェー Channeled Lift Pins
JP7730637B2 (en)2020-01-062025-08-28エーエスエム・アイピー・ホールディング・ベー・フェー Gas delivery assembly, components thereof, and reactor system including same
US11993847B2 (en)2020-01-082024-05-28Asm Ip Holding B.V.Injector
KR20210093163A (en)2020-01-162021-07-27에이에스엠 아이피 홀딩 비.브이.Method of forming high aspect ratio features
KR102675856B1 (en)2020-01-202024-06-17에이에스엠 아이피 홀딩 비.브이.Method of forming thin film and method of modifying surface of thin film
TWI889744B (en)2020-01-292025-07-11荷蘭商Asm Ip私人控股有限公司Contaminant trap system, and baffle plate stack
TW202513845A (en)2020-02-032025-04-01荷蘭商Asm Ip私人控股有限公司Semiconductor structures and methods for forming the same
KR20210100010A (en)2020-02-042021-08-13에이에스엠 아이피 홀딩 비.브이.Method and apparatus for transmittance measurements of large articles
US11776846B2 (en)2020-02-072023-10-03Asm Ip Holding B.V.Methods for depositing gap filling fluids and related systems and devices
KR20210103956A (en)2020-02-132021-08-24에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus including light receiving device and calibration method of light receiving device
TW202146691A (en)2020-02-132021-12-16荷蘭商Asm Ip私人控股有限公司Gas distribution assembly, shower plate assembly, and method of adjusting conductance of gas to reaction chamber
TWI855223B (en)2020-02-172024-09-11荷蘭商Asm Ip私人控股有限公司Method for growing phosphorous-doped silicon layer
CN113410160A (en)2020-02-282021-09-17Asm Ip私人控股有限公司System specially used for cleaning parts
KR20210113043A (en)2020-03-042021-09-15에이에스엠 아이피 홀딩 비.브이.Alignment fixture for a reactor system
KR20210116240A (en)2020-03-112021-09-27에이에스엠 아이피 홀딩 비.브이.Substrate handling device with adjustable joints
US11876356B2 (en)2020-03-112024-01-16Asm Ip Holding B.V.Lockout tagout assembly and system and method of using same
KR102775390B1 (en)2020-03-122025-02-28에이에스엠 아이피 홀딩 비.브이.Method for Fabricating Layer Structure Having Target Topological Profile
US12173404B2 (en)2020-03-172024-12-24Asm Ip Holding B.V.Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en)2020-04-022025-01-14에이에스엠 아이피 홀딩 비.브이.Thin film forming method
TWI887376B (en)2020-04-032025-06-21荷蘭商Asm Ip私人控股有限公司Method for manufacturing semiconductor device
TWI888525B (en)2020-04-082025-07-01荷蘭商Asm Ip私人控股有限公司Apparatus and methods for selectively etching silcon oxide films
KR20210128343A (en)2020-04-152021-10-26에이에스엠 아이피 홀딩 비.브이.Method of forming chromium nitride layer and structure including the chromium nitride layer
US11821078B2 (en)2020-04-152023-11-21Asm Ip Holding B.V.Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en)2020-04-162024-05-28Asm Ip Holding B.V.Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR20210130646A (en)2020-04-212021-11-01에이에스엠 아이피 홀딩 비.브이.Method for processing a substrate
KR102866804B1 (en)2020-04-242025-09-30에이에스엠 아이피 홀딩 비.브이.Vertical batch furnace assembly comprising a cooling gas supply
TW202208671A (en)2020-04-242022-03-01荷蘭商Asm Ip私人控股有限公司Methods of forming structures including vanadium boride and vanadium phosphide layers
CN113555279A (en)2020-04-242021-10-26Asm Ip私人控股有限公司 Methods of forming vanadium nitride-containing layers and structures comprising the same
KR20210132600A (en)2020-04-242021-11-04에이에스엠 아이피 홀딩 비.브이.Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
KR20210132612A (en)2020-04-242021-11-04에이에스엠 아이피 홀딩 비.브이.Methods and apparatus for stabilizing vanadium compounds
KR102783898B1 (en)2020-04-292025-03-18에이에스엠 아이피 홀딩 비.브이.Solid source precursor vessel
KR20210134869A (en)2020-05-012021-11-11에이에스엠 아이피 홀딩 비.브이.Fast FOUP swapping with a FOUP handler
KR102788543B1 (en)2020-05-132025-03-27에이에스엠 아이피 홀딩 비.브이.Laser alignment fixture for a reactor system
TW202146699A (en)2020-05-152021-12-16荷蘭商Asm Ip私人控股有限公司Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system
KR20210143653A (en)2020-05-192021-11-29에이에스엠 아이피 홀딩 비.브이.Substrate processing apparatus
KR20210145079A (en)2020-05-212021-12-01에이에스엠 아이피 홀딩 비.브이.Flange and apparatus for processing substrates
KR102795476B1 (en)2020-05-212025-04-11에이에스엠 아이피 홀딩 비.브이.Structures including multiple carbon layers and methods of forming and using same
TWI873343B (en)2020-05-222025-02-21荷蘭商Asm Ip私人控股有限公司Reaction system for forming thin film on substrate
KR20210146802A (en)2020-05-262021-12-06에이에스엠 아이피 홀딩 비.브이.Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en)2020-05-292025-03-11荷蘭商Asm Ip私人控股有限公司Substrate processing device
TW202212620A (en)2020-06-022022-04-01荷蘭商Asm Ip私人控股有限公司Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
TW202208659A (en)2020-06-162022-03-01荷蘭商Asm Ip私人控股有限公司Method for depositing boron containing silicon germanium layers
TW202218133A (en)2020-06-242022-05-01荷蘭商Asm Ip私人控股有限公司Method for forming a layer provided with silicon
TWI873359B (en)2020-06-302025-02-21荷蘭商Asm Ip私人控股有限公司Substrate processing method
US12431354B2 (en)2020-07-012025-09-30Asm Ip Holding B.V.Silicon nitride and silicon oxide deposition methods using fluorine inhibitor
TW202202649A (en)2020-07-082022-01-16荷蘭商Asm Ip私人控股有限公司Substrate processing method
KR20220010438A (en)2020-07-172022-01-25에이에스엠 아이피 홀딩 비.브이.Structures and methods for use in photolithography
KR20220011092A (en)2020-07-202022-01-27에이에스엠 아이피 홀딩 비.브이.Method and system for forming structures including transition metal layers
TWI878570B (en)2020-07-202025-04-01荷蘭商Asm Ip私人控股有限公司Method and system for depositing molybdenum layers
US12322591B2 (en)2020-07-272025-06-03Asm Ip Holding B.V.Thin film deposition process
KR20220021863A (en)2020-08-142022-02-22에이에스엠 아이피 홀딩 비.브이.Method for processing a substrate
US12040177B2 (en)2020-08-182024-07-16Asm Ip Holding B.V.Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TW202228863A (en)2020-08-252022-08-01荷蘭商Asm Ip私人控股有限公司Method for cleaning a substrate, method for selectively depositing, and reaction system
US11725280B2 (en)2020-08-262023-08-15Asm Ip Holding B.V.Method for forming metal silicon oxide and metal silicon oxynitride layers
TW202229601A (en)2020-08-272022-08-01荷蘭商Asm Ip私人控股有限公司Method of forming patterned structures, method of manipulating mechanical property, device structure, and substrate processing system
TW202217045A (en)2020-09-102022-05-01荷蘭商Asm Ip私人控股有限公司Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en)2020-09-112023-06-27Asm Ip Holding B.V.Weighted lift pin
KR20220036866A (en)2020-09-162022-03-23에이에스엠 아이피 홀딩 비.브이.Silicon oxide deposition method
USD1012873S1 (en)2020-09-242024-01-30Asm Ip Holding B.V.Electrode for semiconductor processing apparatus
TWI889903B (en)2020-09-252025-07-11荷蘭商Asm Ip私人控股有限公司Semiconductor processing method
US12009224B2 (en)2020-09-292024-06-11Asm Ip Holding B.V.Apparatus and method for etching metal nitrides
KR20220045900A (en)2020-10-062022-04-13에이에스엠 아이피 홀딩 비.브이.Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en)2020-10-072022-04-08Asm Ip私人控股有限公司Gas supply unit and substrate processing apparatus including the same
TW202229613A (en)2020-10-142022-08-01荷蘭商Asm Ip私人控股有限公司Method of depositing material on stepped structure
TW202232565A (en)2020-10-152022-08-16荷蘭商Asm Ip私人控股有限公司Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
TW202217037A (en)2020-10-222022-05-01荷蘭商Asm Ip私人控股有限公司Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en)2020-10-282022-06-16荷蘭商Asm Ip私人控股有限公司Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en)2020-11-122022-08-01特文特大學Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en)2020-11-232022-08-01荷蘭商Asm Ip私人控股有限公司A substrate processing apparatus with an injector
TW202235649A (en)2020-11-242022-09-16荷蘭商Asm Ip私人控股有限公司Methods for filling a gap and related systems and devices
TW202235675A (en)2020-11-302022-09-16荷蘭商Asm Ip私人控股有限公司Injector, and substrate processing apparatus
US12255053B2 (en)2020-12-102025-03-18Asm Ip Holding B.V.Methods and systems for depositing a layer
TW202233884A (en)2020-12-142022-09-01荷蘭商Asm Ip私人控股有限公司Method of forming structures for threshold voltage control
US11946137B2 (en)2020-12-162024-04-02Asm Ip Holding B.V.Runout and wobble measurement fixtures
TW202232639A (en)2020-12-182022-08-16荷蘭商Asm Ip私人控股有限公司Wafer processing apparatus with a rotatable table
TW202226899A (en)2020-12-222022-07-01荷蘭商Asm Ip私人控股有限公司Plasma treatment device having matching box
TW202231903A (en)2020-12-222022-08-16荷蘭商Asm Ip私人控股有限公司Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate
TW202242184A (en)2020-12-222022-11-01荷蘭商Asm Ip私人控股有限公司Precursor capsule, precursor vessel, vapor deposition assembly, and method of loading solid precursor into precursor vessel
USD980813S1 (en)2021-05-112023-03-14Asm Ip Holding B.V.Gas flow control plate for substrate processing apparatus
USD981973S1 (en)2021-05-112023-03-28Asm Ip Holding B.V.Reactor wall for substrate processing apparatus
USD980814S1 (en)2021-05-112023-03-14Asm Ip Holding B.V.Gas distributor for substrate processing apparatus
USD990441S1 (en)2021-09-072023-06-27Asm Ip Holding B.V.Gas flow control plate
USD1060598S1 (en)2021-12-032025-02-04Asm Ip Holding B.V.Split showerhead cover

Also Published As

Publication numberPublication date
KR20000045257A (en)2000-07-15

Similar Documents

PublicationPublication DateTitle
KR100281094B1 (en) Cell navigation method in mobile communication system
KR100871219B1 (en) Apparatus and method for providing cell navigation in a mobile communication system
KR100479169B1 (en)Apparatus for cell search and method thereof in mobile communication system
EP1092285B1 (en)Appararus and method for synchronizing channels in a w-cdma communication system
KR100762602B1 (en) Apparatus and method for generating reference timing in code division multiple access mobile communication system
US7154973B2 (en)Spreading code synchronization method, receiver, and mobile station
EP1211816B1 (en)CDMA mobile communications apparatus and base station detecting method used therefor
CN1175141A (en) Receiving method and receiving device for code division multiple access wireless communication
US6965586B1 (en)Initial synchronization method in DS-CDMA inter-base station asynchronous cellular scheme
KR100287896B1 (en)Cell Search Method in Mobile Communication System
JP3464642B2 (en) Synchronization acquisition device and synchronization acquisition method
US8761081B2 (en)Method and apparatus for cell searching in asynchronous CDMA systems
US6954485B1 (en)CDMA baseband receiver capable of establishing synchronization with peripheral base stations
KR100614745B1 (en) Method and apparatus for acquiring code group in asynchronous wide area code division multiple access system using receive diversity
JP2002359576A (en) CDMA receiver
KR100311515B1 (en)Cell Search Device and Method in Mobile Communication System
CN101103547A (en) Cell search using rake searcher performing scrambling code determination
JP2003283371A (en)Synchronism establishing device of receiver and its method
KR100669600B1 (en) Method of synchronizing mobile station in mobile communication system.
KR100311526B1 (en)fast cell searching method, and receiver for the method
JP2004304650A (en) Cell search control device, cell search control program, and cell search control method
JPH1198112A (en)Correlation computing unit
KR20010045090A (en)Base-station searching method, and receiver for the method

Legal Events

DateCodeTitleDescription
A201Request for examination
PA0109Patent application

St.27 status event code:A-0-1-A10-A12-nap-PA0109

PA0201Request for examination

St.27 status event code:A-1-2-D10-D11-exm-PA0201

R17-X000Change to representative recorded

St.27 status event code:A-3-3-R10-R17-oth-X000

R18-X000Changes to party contact information recorded

St.27 status event code:A-3-3-R10-R18-oth-X000

PG1501Laying open of application

St.27 status event code:A-1-1-Q10-Q12-nap-PG1501

E701Decision to grant or registration of patent right
PE0701Decision of registration

St.27 status event code:A-1-2-D10-D22-exm-PE0701

GRNTWritten decision to grant
PR0701Registration of establishment

St.27 status event code:A-2-4-F10-F11-exm-PR0701

PR1002Payment of registration fee

St.27 status event code:A-2-2-U10-U11-oth-PR1002

Fee payment year number:1

PG1601Publication of registration

St.27 status event code:A-4-4-Q10-Q13-nap-PG1601

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:4

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:5

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:6

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:7

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:8

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:9

FPAYAnnual fee payment

Payment date:20090929

Year of fee payment:10

PR1001Payment of annual fee

St.27 status event code:A-4-4-U10-U11-oth-PR1001

Fee payment year number:10

LAPSLapse due to unpaid annual fee
PC1903Unpaid annual fee

St.27 status event code:A-4-4-U10-U13-oth-PC1903

Not in force date:20101116

Payment event data comment text:Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903Unpaid annual fee

St.27 status event code:N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text:Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date:20101116

P22-X000Classification modified

St.27 status event code:A-4-4-P10-P22-nap-X000


[8]ページ先頭

©2009-2025 Movatter.jp