第１図及び第２図は本考案の使用状態を示す斜視図、第
３図及び第４図は第１図及び第２図の要部拡大横断面図
、第５図は本考案の分解斜面図。１・・・・・・手提鞄の蓋、２・・・・・・当接金具、
３・・・・・・取付部材、４・・・・・・結合手段、５
・・・・・・突起状筒部、６・・・・・・座部、７．９
・・・・・・取付孔、８・・・・・・嵌入孔、１０・・
・・・・鋲着。Figures 1 and 2 are perspective views showing the present invention in use, Figures 3 and 4 are enlarged cross-sectional views of the main parts of Figures 1 and 2, and Figure 5 is an exploded slope view of the present invention. figure. 1... Handbag lid, 2... Contact metal fittings,
3...Mounting member, 4...Coupling means, 5
...Protruding tube part, 6... Seat part, 7.9
...Mounting hole, 8...Fitting hole, 10...
...Racked.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP633883UJPS59111533U (en) | 1983-01-19 | 1983-01-19 | Handbag handle attachment |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP633883UJPS59111533U (en) | 1983-01-19 | 1983-01-19 | Handbag handle attachment |
| Publication Number | Publication Date |
|---|---|
| JPS59111533Utrue JPS59111533U (en) | 1984-07-27 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP633883UPendingJPS59111533U (en) | 1983-01-19 | 1983-01-19 | Handbag handle attachment |
| Country | Link |
|---|---|
| JP (1) | JPS59111533U (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6868476B2 (en) | 2001-08-27 | 2005-03-15 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
| US6876561B2 (en) | 1999-12-28 | 2005-04-05 | Intel Corporation | Scratchpad memory |
| US6895457B2 (en) | 1999-12-28 | 2005-05-17 | Intel Corporation | Bus interface with a first-in-first-out memory |
| US6934951B2 (en) | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
| US6941438B2 (en) | 2003-01-10 | 2005-09-06 | Intel Corporation | Memory interleaving |
| US6976095B1 (en) | 1999-12-30 | 2005-12-13 | Intel Corporation | Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch |
| US6983350B1 (en) | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
| US7020871B2 (en) | 2000-12-21 | 2006-03-28 | Intel Corporation | Breakpoint method for parallel hardware threads in multithreaded processor |
| US7107413B2 (en) | 2001-12-17 | 2006-09-12 | Intel Corporation | Write queue descriptor count instruction for high speed queuing |
| US7126952B2 (en) | 2001-09-28 | 2006-10-24 | Intel Corporation | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
| US7149226B2 (en) | 2002-02-01 | 2006-12-12 | Intel Corporation | Processing data packets |
| US7158964B2 (en) | 2001-12-12 | 2007-01-02 | Intel Corporation | Queue management |
| US7181573B2 (en) | 2002-01-07 | 2007-02-20 | Intel Corporation | Queue array caching in network devices |
| US7181594B2 (en) | 2002-01-25 | 2007-02-20 | Intel Corporation | Context pipelines |
| US7191321B2 (en) | 1999-08-31 | 2007-03-13 | Intel Corporation | Microengine for parallel processor architecture |
| US7216204B2 (en) | 2001-08-27 | 2007-05-08 | Intel Corporation | Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment |
| US7225281B2 (en) | 2001-08-27 | 2007-05-29 | Intel Corporation | Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms |
| US7269179B2 (en) | 2001-12-18 | 2007-09-11 | Intel Corporation | Control mechanisms for enqueue and dequeue operations in a pipelined network processor |
| US7305500B2 (en) | 1999-08-31 | 2007-12-04 | Intel Corporation | Sram controller for parallel processor architecture including a read queue and an order queue for handling requests |
| US7328289B2 (en) | 1999-12-30 | 2008-02-05 | Intel Corporation | Communication between processors |
| US7337275B2 (en) | 2002-08-13 | 2008-02-26 | Intel Corporation | Free list and ring data structure management |
| US7352769B2 (en) | 2002-09-12 | 2008-04-01 | Intel Corporation | Multiple calendar schedule reservation structure and method |
| US7421572B1 (en) | 1999-09-01 | 2008-09-02 | Intel Corporation | Branch instruction for processor with branching dependent on a specified bit in a register |
| US7433307B2 (en) | 2002-11-05 | 2008-10-07 | Intel Corporation | Flow control in a network environment |
| US7434221B2 (en) | 1999-12-30 | 2008-10-07 | Intel Corporation | Multi-threaded sequenced receive for fast network port stream of packets |
| US7437724B2 (en) | 2002-04-03 | 2008-10-14 | Intel Corporation | Registers for data transfers |
| US7443836B2 (en) | 2003-06-16 | 2008-10-28 | Intel Corporation | Processing a data packet |
| US7471688B2 (en) | 2002-06-18 | 2008-12-30 | Intel Corporation | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
| US7480706B1 (en) | 1999-12-30 | 2009-01-20 | Intel Corporation | Multi-threaded round-robin receive for fast network port |
| US7487505B2 (en) | 2001-08-27 | 2009-02-03 | Intel Corporation | Multithreaded microprocessor with register allocation based on number of active threads |
| US7610451B2 (en) | 2002-01-25 | 2009-10-27 | Intel Corporation | Data transfer mechanism using unidirectional pull bus and push bus |
| US7620702B1 (en) | 1999-12-28 | 2009-11-17 | Intel Corporation | Providing real-time control data for a network processor |
| US9128818B2 (en) | 1999-12-27 | 2015-09-08 | Intel Corporation | Memory mapping in a processor having multiple programmable units |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5648821B2 (en)* | 1978-02-08 | 1981-11-18 |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5648821B2 (en)* | 1978-02-08 | 1981-11-18 |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7305500B2 (en) | 1999-08-31 | 2007-12-04 | Intel Corporation | Sram controller for parallel processor architecture including a read queue and an order queue for handling requests |
| US7191321B2 (en) | 1999-08-31 | 2007-03-13 | Intel Corporation | Microengine for parallel processor architecture |
| US7424579B2 (en) | 1999-08-31 | 2008-09-09 | Intel Corporation | Memory controller for processor having multiple multithreaded programmable units |
| US6983350B1 (en) | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
| US7421572B1 (en) | 1999-09-01 | 2008-09-02 | Intel Corporation | Branch instruction for processor with branching dependent on a specified bit in a register |
| US9128818B2 (en) | 1999-12-27 | 2015-09-08 | Intel Corporation | Memory mapping in a processor having multiple programmable units |
| US7620702B1 (en) | 1999-12-28 | 2009-11-17 | Intel Corporation | Providing real-time control data for a network processor |
| US6876561B2 (en) | 1999-12-28 | 2005-04-05 | Intel Corporation | Scratchpad memory |
| US6895457B2 (en) | 1999-12-28 | 2005-05-17 | Intel Corporation | Bus interface with a first-in-first-out memory |
| US7480706B1 (en) | 1999-12-30 | 2009-01-20 | Intel Corporation | Multi-threaded round-robin receive for fast network port |
| US7328289B2 (en) | 1999-12-30 | 2008-02-05 | Intel Corporation | Communication between processors |
| US6976095B1 (en) | 1999-12-30 | 2005-12-13 | Intel Corporation | Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch |
| US7434221B2 (en) | 1999-12-30 | 2008-10-07 | Intel Corporation | Multi-threaded sequenced receive for fast network port stream of packets |
| US7020871B2 (en) | 2000-12-21 | 2006-03-28 | Intel Corporation | Breakpoint method for parallel hardware threads in multithreaded processor |
| US7487505B2 (en) | 2001-08-27 | 2009-02-03 | Intel Corporation | Multithreaded microprocessor with register allocation based on number of active threads |
| US7216204B2 (en) | 2001-08-27 | 2007-05-08 | Intel Corporation | Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment |
| US7225281B2 (en) | 2001-08-27 | 2007-05-29 | Intel Corporation | Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms |
| US7246197B2 (en) | 2001-08-27 | 2007-07-17 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
| US6868476B2 (en) | 2001-08-27 | 2005-03-15 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
| US7126952B2 (en) | 2001-09-28 | 2006-10-24 | Intel Corporation | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
| US7158964B2 (en) | 2001-12-12 | 2007-01-02 | Intel Corporation | Queue management |
| US7107413B2 (en) | 2001-12-17 | 2006-09-12 | Intel Corporation | Write queue descriptor count instruction for high speed queuing |
| US7269179B2 (en) | 2001-12-18 | 2007-09-11 | Intel Corporation | Control mechanisms for enqueue and dequeue operations in a pipelined network processor |
| US7181573B2 (en) | 2002-01-07 | 2007-02-20 | Intel Corporation | Queue array caching in network devices |
| US7302549B2 (en) | 2002-01-17 | 2007-11-27 | Intel Corporation | Processing packet sequence using same function set pipelined multiple threads spanning over multiple processing engines and having exclusive data access |
| US6934951B2 (en) | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
| US7181594B2 (en) | 2002-01-25 | 2007-02-20 | Intel Corporation | Context pipelines |
| US7610451B2 (en) | 2002-01-25 | 2009-10-27 | Intel Corporation | Data transfer mechanism using unidirectional pull bus and push bus |
| US7149226B2 (en) | 2002-02-01 | 2006-12-12 | Intel Corporation | Processing data packets |
| US7437724B2 (en) | 2002-04-03 | 2008-10-14 | Intel Corporation | Registers for data transfers |
| US7471688B2 (en) | 2002-06-18 | 2008-12-30 | Intel Corporation | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
| US7337275B2 (en) | 2002-08-13 | 2008-02-26 | Intel Corporation | Free list and ring data structure management |
| US7352769B2 (en) | 2002-09-12 | 2008-04-01 | Intel Corporation | Multiple calendar schedule reservation structure and method |
| US7433307B2 (en) | 2002-11-05 | 2008-10-07 | Intel Corporation | Flow control in a network environment |
| US7418571B2 (en) | 2003-01-10 | 2008-08-26 | Intel Corporation | Memory interleaving |
| US6941438B2 (en) | 2003-01-10 | 2005-09-06 | Intel Corporation | Memory interleaving |
| US7443836B2 (en) | 2003-06-16 | 2008-10-28 | Intel Corporation | Processing a data packet |
| Publication | Publication Date | Title |
|---|---|---|
| JPS59111533U (en) | Handbag handle attachment | |
| JPS6341906U (en) | ||
| JPS5812747U (en) | Vibration isolator | |
| JPS6390888U (en) | ||
| JPH02146775U (en) | ||
| JPS60137645U (en) | umbrella container | |
| JPS6333836U (en) | ||
| JPS6120859U (en) | Handle with cover | |
| JPS5852195U (en) | liquid storage tank | |
| JPS6058911U (en) | Connector | |
| JPS6134298U (en) | Parts mounting device for house toys | |
| JPS5948966U (en) | pull handle | |
| JPH0320602U (en) | ||
| JPS6127375U (en) | Option unit combination structure | |
| JPS5895728U (en) | handbag basket | |
| JPS5895456U (en) | Lock case front mounting device | |
| JPS6387117U (en) | ||
| JPH0374995U (en) | ||
| JPS60181080U (en) | Cabinet fall prevention mechanism | |
| JPS6282874U (en) | ||
| JPS585658U (en) | Cleaning tool with handle | |
| JPH02131376U (en) | ||
| JPS6177644U (en) | ||
| JPS58161533U (en) | Mounting structure of case handle | |
| JPS60140477U (en) | coffee cup |