Movatterモバイル変換

[0]ホーム
URL:

JPS56129452A - Synchronous control system - Google Patents

Synchronous control system

Info

Publication number
JPS56129452A
JPS56129452AJP3286180AJP3286180AJPS56129452AJP S56129452 AJPS56129452 AJP S56129452AJP 3286180 AJP3286180 AJP 3286180AJP 3286180 AJP3286180 AJP 3286180AJP S56129452 AJPS56129452 AJP S56129452A
Authority
JP
Japan
Prior art keywords
data
output
cpu1
address decoder
fading
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3286180A
Other languages
Japanese (ja)
Other versions
JPS6025934B2 (en
Inventor
Sadao Saka
Kyoji Koseki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KEISATSUCHIYOU CHOKAN
Fujitsu Ltd
Original Assignee
KEISATSUCHIYOU CHOKAN
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KEISATSUCHIYOU CHOKAN, Fujitsu LtdfiledCriticalKEISATSUCHIYOU CHOKAN
Priority to JP55032861ApriorityCriticalpatent/JPS6025934B2/en
Publication of JPS56129452ApublicationCriticalpatent/JPS56129452A/en
Publication of JPS6025934B2publicationCriticalpatent/JPS6025934B2/en
Expiredlegal-statusCriticalCurrent

Links

Classifications

Landscapes

Abstract

PURPOSE:To enable to synchronize even with fading and burst, by transmitting signal series including the start point of data plural times. CONSTITUTION:The address from CPU1 is read out from the address decoder 2, control data is from RAM8 and each pattern is read out from ROM9. This is input from the output teminals D0-D7 to the latch circuit 4 with sectioning and it is latched with the clock from the address decoder 2. The length of data sectioned is input from the output terminals D0-D3 of CPU1 to the latch circuit 6, it is latched with the clock from the address decoder 2 and set to the counter 7. The output DS counted in external timing ST is transmitted, and carry signal CRT interrupts CPU1 at the end of count of the set value and the next data is output. Thus, the data start point can accurately be detected even with fading and burst noise.
JP55032861A1980-03-151980-03-15 Synchronous control methodExpiredJPS6025934B2 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
JP55032861AJPS6025934B2 (en)1980-03-151980-03-15 Synchronous control method

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
JP55032861AJPS6025934B2 (en)1980-03-151980-03-15 Synchronous control method

Publications (2)

Publication NumberPublication Date
JPS56129452Atrue JPS56129452A (en)1981-10-09
JPS6025934B2 JPS6025934B2 (en)1985-06-21

Family

ID=12370621

Family Applications (1)

Application NumberTitlePriority DateFiling Date
JP55032861AExpiredJPS6025934B2 (en)1980-03-151980-03-15 Synchronous control method

Country Status (1)

CountryLink
JP (1)JPS6025934B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPS61205039A (en)*1985-03-081986-09-11Oki Electric Ind Co LtdBlock synchronizing communication system
JPS6229332A (en)*1985-07-301987-02-07Nippon Denso Co LtdData communication system
JPS6387934U (en)*1986-11-281988-06-08

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPS63273029A (en)*1987-04-301988-11-10Kyocera CorpLoad cell

Cited By (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPS61205039A (en)*1985-03-081986-09-11Oki Electric Ind Co LtdBlock synchronizing communication system
JPS6229332A (en)*1985-07-301987-02-07Nippon Denso Co LtdData communication system
JPS6387934U (en)*1986-11-281988-06-08

Also Published As

Publication numberPublication date
JPS6025934B2 (en)1985-06-21

Similar Documents

PublicationPublication DateTitle
EP0126163A4 (en)Controller with status display unit.
JPS56129452A (en)Synchronous control system
JPS5440049A (en)Information process system
JPS5543422A (en)Electronic timer
JPS5663628A (en)Data processing device
JPS5483726A (en)Memory access processing system of data processing system
JPS5428669A (en)Noise measuring circuit
JPS5673946A (en)Loop constituting system for data transmission system
JPS5787232A (en)Input signal reading circuit
JPS57101449A (en)Echo back type timer monitoring method
JPS5674746A (en)Data processing unit
SU930216A1 (en)Pulse length digital meter
JPS56138330A (en)Noise rejector for constant input judgement
JPS5313477A (en)Operating time measuring system for mechanism
JPS5445550A (en)Digital protection control unit
JPS55118252A (en)Multi-point sampling counter circuit
JPS551703A (en)Programmable pulse generator
JPS52140246A (en)Information processing unit
JPS5426772A (en)Operational system
JPS5439531A (en)Input and output port circuit
JPS5752908A (en)Pulse outputting method in digital electronic controller for internal-combustion engine
JPS57117003A (en)Measuring method of timing pulse
JPS5589783A (en)Discrimination circuit for time casting signal
JPS57207954A (en)Address modifying circuit
JPS5785586A (en)Speed detecting circuit for motor
[8]ページ先頭
©2009-2025 Movatter.jp