Movatterモバイル変換


[0]ホーム

URL:


JP2006165529A - Amorphous oxide and field effect transistor - Google Patents

Amorphous oxide and field effect transistor
Download PDF

Info

Publication number
JP2006165529A
JP2006165529AJP2005325366AJP2005325366AJP2006165529AJP 2006165529 AJP2006165529 AJP 2006165529AJP 2005325366 AJP2005325366 AJP 2005325366AJP 2005325366 AJP2005325366 AJP 2005325366AJP 2006165529 AJP2006165529 AJP 2006165529A
Authority
JP
Japan
Prior art keywords
film
amorphous oxide
oxide
amorphous
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005325366A
Other languages
Japanese (ja)
Other versions
JP5138163B2 (en
JP2006165529A5 (en
Inventor
Masafumi Sano
政史 佐野
Katsumi Nakagawa
克己 中川
Hideo Hosono
秀雄 細野
Toshio Kamiya
利夫 神谷
Kenji Nomura
研二 野村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Tokyo Institute of Technology NUC
Original Assignee
Canon Inc
Tokyo Institute of Technology NUC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc, Tokyo Institute of Technology NUCfiledCriticalCanon Inc
Priority to JP2005325366ApriorityCriticalpatent/JP5138163B2/en
Publication of JP2006165529ApublicationCriticalpatent/JP2006165529A/en
Publication of JP2006165529A5publicationCriticalpatent/JP2006165529A5/ja
Application grantedgrantedCritical
Publication of JP5138163B2publicationCriticalpatent/JP5138163B2/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Landscapes

Abstract

<P>PROBLEM TO BE SOLVED: To provide a new amorphous oxide applicable to an active layer of a TFT or the like. <P>SOLUTION: An amorphous oxide is characterized in that it comprises microcrystals, that its composition changes in a layer thickness direction, or that it contains a predetermined material. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

Translated fromJapanese

本発明は、非晶質酸化物に関する。また、該非晶質酸化物を用いた電界効果型トランジスタに関する。  The present invention relates to an amorphous oxide. The present invention also relates to a field effect transistor using the amorphous oxide.

近年、液晶やエレクトロルミネッセンス(ElectroLuminescence:EL)技術等の進歩により、平面薄型画像表示装置(Flat Panel Display:FPD)が実用化されている。  2. Description of the Related Art In recent years, flat and thin image display devices (Flat Panel Displays: FPD) have been put into practical use due to advances in liquid crystal and electroluminescence (EL) technologies.

これらFPDは、ガラス基板上に設けた非晶質シリコン薄膜や多結晶シリコン薄膜を活性層に用いる電界効果型薄膜トランジスタ(Thin Film Transistor:TFT)のアクティブマトリクス回路により駆動されている。  These FPDs are driven by an active matrix circuit of a field effect thin film transistor (TFT) using an amorphous silicon thin film or a polycrystalline silicon thin film provided on a glass substrate as an active layer.

一方、これらFPDのより一層の薄型化、軽量化、耐破損性の向上を求めて、ガラス基板の替わりに軽量で可撓性のある樹脂基板を用いる試みも行われている。  On the other hand, in order to further reduce the thickness, weight, and breakage resistance of these FPDs, an attempt has been made to use a lightweight and flexible resin substrate instead of a glass substrate.

しかし、上述のシリコン薄膜を用いるトランジスタの製造は、比較的高温の熱工程を要し、一般的に耐熱性の低い樹脂基板上に直接形成することは困難である。  However, the manufacture of the transistor using the above-described silicon thin film requires a relatively high temperature thermal process and is generally difficult to form directly on a resin substrate having low heat resistance.

そこで、低温での成膜が可能な、たとえばZnOを材料とした酸化物半導体薄膜を用いるTFTの開発が活発に行われている(特許文献1)。  In view of this, TFTs that can be formed at a low temperature and that use an oxide semiconductor thin film made of, for example, ZnO have been actively developed (Patent Document 1).

一方、従来の酸化物半導体薄膜を用いたTFTは、シリコンを用いたTFTに並ぶだけの充分な特性が得られていなかった。
特開2003-298062号公報
On the other hand, TFTs using conventional oxide semiconductor thin films have not obtained sufficient characteristics comparable to TFTs using silicon.
Japanese Patent Laid-Open No. 2003-298062

本発明の目的は、TFTなど半導体デバイスの活性層に用いられて好適な半導体となる非晶質酸化物及び電界効果型トランジスタを提供することにある。  An object of the present invention is to provide an amorphous oxide and a field effect transistor that can be used in an active layer of a semiconductor device such as a TFT and become a suitable semiconductor.

本発明の第1の骨子は、
非晶質酸化物であって、
前記非晶質酸化物は、微結晶を含み、且つ
電子キャリア濃度が1018/cm未満である、
ことを特徴とする。
The first outline of the present invention is:
An amorphous oxide,
The amorphous oxide includes microcrystals and has an electron carrier concentration of less than 1018 / cm3 .
It is characterized by that.

本発明の第2の骨子は、非晶質酸化物であって、
前記非晶質酸化物は、微結晶を含み、且つ
電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示す、
ことを特徴とする。
The second gist of the present invention is an amorphous oxide,
The amorphous oxide contains microcrystals and has a tendency to increase electron mobility as the electron carrier concentration increases.
It is characterized by that.

本発明の第3の骨子は、電界効果型トランジスタであって、
微結晶を含む非晶質酸化物を有する活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備することを特徴とする。
The third essence of the present invention is a field effect transistor,
An active layer having an amorphous oxide containing microcrystals;
A gate electrode provided on the active layer via a gate insulating film;
It is characterized by comprising.

本発明の第4の骨子は、非晶質酸化物であって、
前記非晶質酸化物は層厚方向に組成が変化しており、且つ、
前記非晶質酸化物は、
電子キャリア濃度が1018/cm未満である、
ことを特徴とする。
The fourth aspect of the present invention is an amorphous oxide,
The amorphous oxide has a composition changing in the layer thickness direction, and
The amorphous oxide is
The electron carrier concentration is less than 1018 / cm3 ;
It is characterized by that.

本発明の第5の骨子は、電界効果型トランジスタであって、
層厚方向に組成が変化している非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域の酸素濃度が、前記第1の領域の酸素濃度より高いことを特徴とする。
The fifth essence of the present invention is a field effect transistor,
An active layer containing an amorphous oxide whose composition changes in the layer thickness direction;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
The oxygen concentration in the second region is higher than the oxygen concentration in the first region.

本発明の第6の骨子は、電界効果型トランジスタであって、
InあるいはZnの少なくとも一方を有する非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域のIn濃度あるいはZn濃度が、前記第1の領域のIn濃度あるいはZn濃度より高いことを特徴とする。
The sixth aspect of the present invention is a field effect transistor,
An active layer containing an amorphous oxide having at least one of In or Zn;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
The In concentration or Zn concentration in the second region is higher than the In concentration or Zn concentration in the first region.

本発明の第7の骨子は、
非晶質酸化物であって、
前記非晶質酸化物は膜厚方向に組成が変化しており、且つ、
前記非晶質酸化物は、
電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示す、
ことを特徴とする。
The seventh aspect of the present invention is:
An amorphous oxide,
The amorphous oxide has a composition changing in the film thickness direction, and
The amorphous oxide is
As the electron carrier concentration increases, the electron mobility tends to increase.
It is characterized by that.

本発明の第8の骨子は、
電界効果型トランジスタであって、
In及びZnを有する非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域のIn濃度が、前記第1の領域のIn濃度より高いか、あるいは前記第2の領域のZn濃度が、前記第1の領域のZn濃度より高いことを特徴とする。
The eighth aspect of the present invention is:
A field effect transistor,
An active layer comprising an amorphous oxide comprising In and Zn;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
The In concentration of the second region is higher than the In concentration of the first region, or the Zn concentration of the second region is higher than the Zn concentration of the first region.

本発明の第9の骨子は、
非晶質酸化物であって、
該非晶質酸化物の電子キャリア濃度が1018/cm未満であり、且つ
Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる1種または複数種の元素を含むことを特徴とする。
The ninth aspect of the present invention is:
An amorphous oxide,
The amorphous oxide has an electron carrier concentration of less than 1018 / cm3 , and
It contains one or more elements selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, and F. .

本発明の第10の骨子は、
非晶質酸化物であって、
前記非晶質酸化物は、
電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示し、且つ
Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる少なくとも1種の元素を含むことを特徴とする。
The tenth aspect of the present invention is:
An amorphous oxide,
The amorphous oxide is
As the electron carrier concentration increases, the electron mobility tends to increase, and
It contains at least one element selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, and F.

本発明の第11の骨子は、
電界効果型トランジスタであって、
Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる少なくとも1種の元素を含む非晶質酸化物を有する活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備することを特徴とする。
The eleventh aspect of the present invention is:
A field effect transistor,
It has an amorphous oxide containing at least one element selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, and F An active layer,
A gate electrode provided on the active layer via a gate insulating film;
It is characterized by comprising.

本発明においては、前記非晶質酸化物が、In、Zn、及びSnの少なくとも一つを含有する酸化物であることが好ましい。  In the present invention, the amorphous oxide is preferably an oxide containing at least one of In, Zn, and Sn.

又、本発明においては、前記非晶質酸化物が、In、Ga、及びZnを含有する酸化物であることが好ましいものである。  In the present invention, it is preferable that the amorphous oxide is an oxide containing In, Ga, and Zn.

また、本発明においては、
前記非晶質酸化物が、InとZnとSnを含む酸化物、InとZnを含む酸化物、InとSnを含む酸化物、またはInを含む酸化物のいずれかであることが好ましいのものである。
In the present invention,
The amorphous oxide is preferably an oxide containing In, Zn, and Sn, an oxide containing In and Zn, an oxide containing In and Sn, or an oxide containing In It is.

ところで、本発明者が酸化物半導体を検討したところ、ZnOは、一般に安定なアモルファス相を形成することができないことが判った。そして、殆どのZnOは多結晶相を呈するために、多結晶粒子間の界面でキャリアは散乱され、結果として電子移動度を大きくすることができないようである。  By the way, when the present inventor examined an oxide semiconductor, it was found that ZnO cannot generally form a stable amorphous phase. Since most ZnO exhibits a polycrystalline phase, carriers are scattered at the interface between the polycrystalline particles, and as a result, it seems that the electron mobility cannot be increased.

また、ZnOには、酸素欠陥が入りやすく、キャリア電子が多数発生してしまうため、電気伝導度を小さくすることが難しい。このために、トランジスタのゲート電圧が無印加時でも、ソース端子とドレイン端子間に大きな電流が流れてしまい、TFTのノーマリーオフ動作を実現できないことが判った。また、トランジスタのオン・オフ比を大きくすることも難しいようである。  In addition, oxygen defects are easily introduced into ZnO, and a large number of carrier electrons are generated. Therefore, it is difficult to reduce the electrical conductivity. For this reason, it was found that even when the gate voltage of the transistor is not applied, a large current flows between the source terminal and the drain terminal, and the normally-off operation of the TFT cannot be realized. It also seems difficult to increase the on / off ratio of the transistor.

また、本発明者は、特開2000−044236号公報に記載されている非晶質酸化物膜ZnxMyInzO(x+3y/2+3z/2)(式中、MはAl及びGaのうち少なくとも一つの元素である。)について検討した。この材料は、電子キャリア濃度が、1018/cm以上であり、単なる透明電極としては好適な材料である。Further, the present inventor has amorphous oxide filmZn x M y In z O ( x + 3y / 2 + 3z / 2) ( in the formula as described in JP 2000-044236, M is Al And at least one element of Ga). This material has an electron carrier concentration of 1018 / cm3 or more, and is a suitable material as a simple transparent electrode.

しかし、電子キャリア濃度が1018/cm以上の酸化物をTFTのチャネル層に用いた場合、オン・オフ比が十分にとれず、ノーマリーオフ型のTFTにはふさわしくないことが分かった。However, it has been found that when an oxide having an electron carrier concentration of 1018 / cm3 or more is used for the TFT channel layer, the on / off ratio is not sufficient, which is not suitable for a normally-off type TFT.

つまり、従来の非晶質酸化物膜では、電子キャリア濃度が1018/cm未満の膜を得ることはできていなかった。That is, in the conventional amorphous oxide film, a film having an electron carrier concentration of less than 1018 / cm3 could not be obtained.

本発明者は、電界効果型トランジスタの活性層として、電子キャリア濃度が1018/cm未満の非晶質酸化物を用いたTFTを作製したところ、所望の特性のTFTが得られ、トランジスタなどの半導体デバイスに適用できることを発見した。The present inventor manufactured a TFT using an amorphous oxide having an electron carrier concentration of less than 1018 / cm3 as an active layer of a field effect transistor. As a result, a TFT having desired characteristics was obtained. Discovered that it can be applied to semiconductor devices.

本発明者らは、InGaO(ZnO)、及びこの材料の成膜条件に関する研究開発を精力的に進めた結果、成膜時の酸素雰囲気の条件を制御することで、電子キャリア濃度を1018/cm未満にできることを見出した。As a result of intensive research and development on InGaO3 (ZnO)m and film formation conditions of this material, the present inventors have controlled the oxygen atmosphere conditions during film formation to reduce the electron carrier concentration to 10 It has been found that it can be less than18 / cm3 .

なお、上述したとおり、非晶質酸化物をTFTのチャネルとなる活性層として使用する場合に主眼をおいて説明したが、本発明は、このような活性層に使用する場合に限定されるものではない。  Note that, as described above, the description has been given mainly when the amorphous oxide is used as an active layer serving as a channel of the TFT. However, the present invention is limited to the case where the amorphous oxide is used for such an active layer. is not.

本発明によれば、例えばTFTのチャネル層に好適に用いられる非晶質酸化物を提供できる。また、優れた特性の電界効果型トランジスタを提供できる。  According to the present invention, for example, it is possible to provide an amorphous oxide that is suitably used for a channel layer of a TFT. In addition, a field effect transistor having excellent characteristics can be provided.

以下、本発明の実施の形態について図面を用いて詳細に説明する。  Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

以下、第1から第3の実施形態において、上記第1から第3の本発明を説明する。  The first to third aspects of the present invention will be described below in the first to third embodiments.

その後、本発明に適用できる非晶質酸化物材料について詳述する。
なお、以下の実施形態においては、In−Ga−Zn−O系の酸化物に関して主として説明するが、本発明はこれらの組成の材料に限定されるものではない。
(第1の実施形態:微結晶を含有する非晶質酸化物)
本実施形態に係る発明は、非晶質酸化物に関し、
該非晶質酸化物は微結晶を含むことを特徴とする。
ここで、非晶質酸化物内に微結晶が含有されているか否かは、例えば成膜された非晶質酸化物の膜の断面TEM(透過型電子顕微鏡)写真などから判断される。
上記非晶質酸化物膜とは例えば、具体的には、In-Ga-Zn-Oを含み構成され、結晶状態における組成がInGaO3(ZnO)m (mは6未満の自然数)で表される。
Thereafter, the amorphous oxide material applicable to the present invention will be described in detail.
Note that in the following embodiments, an In—Ga—Zn—O-based oxide will be mainly described; however, the present invention is not limited to materials having these compositions.
(First Embodiment: Amorphous oxide containing microcrystals)
The invention according to this embodiment relates to an amorphous oxide,
The amorphous oxide is characterized by containing microcrystals.
Here, whether or not microcrystals are contained in the amorphous oxide is determined from, for example, a cross-sectional TEM (transmission electron microscope) photograph of the formed amorphous oxide film.
For example, the amorphous oxide film specifically includes In—Ga—Zn—O, and the composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6). The

ここでいう、非晶質酸化物とは、その電子キャリア濃度が1018/cm未満である酸化物であるか、電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示す酸化物などである。どのような用途のTFTに用いるかにもよるが、前記非晶質酸化物を用いてノーマリーオフ型のTFTを構成することは好ましい。As used herein, an amorphous oxide is an oxide having an electron carrier concentration of less than 1018 / cm3 , or an oxide that tends to increase electron mobility as the electron carrier concentration increases. Etc. Depending on the type of TFT used, it is preferable to form a normally-off type TFT using the amorphous oxide.

または、In-Ga-Zn-Mg-Oを含み構成され、結晶状態の組成がInGaO3(Zn1-xMgxO)m(mは6未満の自然数、0<x≦1)で表される。Alternatively, it is composed of In—Ga—Zn—Mg—O, and the composition of the crystalline state is represented by InGaO3 (Zn1−x Mg× O)m (m is a natural number of less than 6, 0 <x ≦ 1). The

なお、これら非晶質酸化物の膜において、電子移動度が1cm/(V・秒)超にすることも好ましい形態である。Note that in these amorphous oxide films, it is also preferable that the electron mobility exceeds 1 cm2 / (V · sec).

上記膜をチャネル層に用いれば、トランジスターオフ時のゲート電流が0.1マイクロアンペア未満のノーマリーオフで、オン・オフ比が10超のトランジスタ特性を持ち、かつ可視光に透明で、フレキシブルなTFTを作成することができることを見出した。When the above film is used for the channel layer, the transistor current is normally off with a gate current of less than 0.1 microamperes when the transistor is off, the transistor has an on / off ratio of more than 103 , transparent to visible light, and flexible. It was found that a simple TFT can be produced.

なお、上記透明膜は、伝導電子数の増加と共に、電子移動度が大きくなることを特徴とする。透明膜を形成する基板としては、ガラス基板、プラスチック基板又はプラスチックフィルムなどを用いることができる。  The transparent film is characterized in that the electron mobility increases as the number of conduction electrons increases. As the substrate on which the transparent film is formed, a glass substrate, a plastic substrate, a plastic film, or the like can be used.

上記透明酸化物膜をチャネル層に利用する際には、Al、Y、又はHfOの1種、又はそれらの化合物を少なくとも二種以上含む混晶化合物をゲート絶縁膜を用いトランジスタを形成することも好ましい形態である。When the transparent oxide film is used for a channel layer, a gate insulating film containing a mixed crystal compound containing at least one of Al2 O3 , Y2 O3 , or HfO2 or at least two of these compounds is used. It is also a preferable form to use a transistor.

また、電気抵抗を高めるための不純物イオンを意図的に添加せず、酸素ガスを含む雰囲気中および、光照射下で成膜することも好ましい形態である。  In addition, it is also preferable to form a film in an atmosphere containing oxygen gas and under light irradiation without intentionally adding impurity ions for increasing electric resistance.

本発明者らは、この半絶縁性酸化物アモルファス薄膜は、伝導電子数の増加と共に、電子移動度が大きくなるという特異な特性を見出した。そして、その膜を用いてTFTを作成し、オン・オフ比、ピンチオフ状態での飽和電流、スイッチ速度などのトランジスタ特性が更に向上することを見出した。  The present inventors have found that the semi-insulating oxide amorphous thin film has a unique characteristic that the electron mobility increases as the number of conduction electrons increases. Then, a TFT was formed using the film, and it was found that transistor characteristics such as an on / off ratio, a saturation current in a pinch-off state, and a switch speed were further improved.

透明半絶縁性アモルファス酸化物薄膜を膜トランジスタのチャネル層として用いると、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超、かつ電子キャリア濃度が1018/cm未満、好ましくは、1016/cm未満のときは、オフ時(ゲート電圧無印加時)のドレイン・ソース端子間の電流を、10マイクロアンペア未満、好ましくは0.1マイクロアンペア未満にすることができる。また、該薄膜を用いれば、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超の時は、ピンチオフ後の飽和電流を10マイクロアンペア超にでき、オン・オフ比を10超とすることができる。When a transparent semi-insulating amorphous oxide thin film is used as a channel layer of a film transistor, the electron mobility is more than 1 cm2 / (V · sec), preferably more than 5 cm2 / (V · sec) and the electron carrier concentration is 10When it is less than18 / cm3 , preferably less than 1016 / cm3 , the current between the drain and source terminals when off (when no gate voltage is applied) is less than 10 microamperes, preferably 0.1 microamperes. Can be less than. When the thin film is used, when the electron mobility is more than 1 cm2 / (V · sec), preferably more than 5 cm2 / (V · sec), the saturation current after pinch-off can be more than 10 microamperes, The on / off ratio can be greater than 103 .

TFTでは、ピンチオフ状態では、ゲート端子に高電圧が印加され、チャネル中には高密度の電子が存在している。したがって、本発明によれば、電子移動度が増加した分だけ、より飽和電流値を大きくすることができる。この結果、オン・オフ比の増大、飽和電流の増大、スイッチング速度の増大など、ほとんど全てのトランジスタ特性が向上する。なお、通常の化合物中では、電子数が増大すると、電子間の衝突により、電子移動度は減少する。  In the TFT, in a pinch-off state, a high voltage is applied to the gate terminal, and high-density electrons exist in the channel. Therefore, according to the present invention, the saturation current value can be further increased by the amount of increase in electron mobility. As a result, almost all transistor characteristics such as an increase in on / off ratio, an increase in saturation current, and an increase in switching speed are improved. In a normal compound, when the number of electrons increases, electron mobility decreases due to collisions between electrons.

なお、上記TFTの構造は、半導体チャネル層の上にゲート絶縁膜とゲート端子とを順に形成するスタガ(トップゲート)構造のものに用いることができる。また、ゲート端子の上にゲート絶縁膜と半導体チャネル層を順に形成する逆スタガ(ボトムゲート)構造のものに用いることができる。  The TFT structure can be used for a staggered (top gate) structure in which a gate insulating film and a gate terminal are sequentially formed on a semiconductor channel layer. Further, it can be used for an inverted stagger (bottom gate) structure in which a gate insulating film and a semiconductor channel layer are formed in order on a gate terminal.

(膜組成について)
結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表される透明アモルファス酸化物薄膜は、mの値が6未満の場合は、800℃以上の高温までアモルファス状態が安定に保たれるが、mの値が大きくなるにつれ結晶化しやすくなる。すなわち、InGaO3に対するZnOの比が増大して、ZnO組成に近づくにつれ、結晶化しやすくなる。
(About film composition)
A transparent amorphous oxide thin film whose composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6) is stable in amorphous state up to a high temperature of 800 ° C. or higher when the value of m is less than 6. However, it becomes easier to crystallize as the value of m increases. That is, as the ratio of ZnO to InGaO3 increases and approaches the ZnO composition, it becomes easier to crystallize.

したがって、アモルファスTFTのチャネル層としては、mの値が6未満であることが好ましい。但し、成膜時光照射下では、mの値が小さくても、微結晶が形成できることもわかった。  Therefore, the value of m is preferably less than 6 for the channel layer of the amorphous TFT. However, it was also found that microcrystals can be formed under light irradiation during film formation even if the value of m is small.

成膜方法は、InGaO3(ZnO)m組成を有する多結晶焼結体をターゲットとして、気相成膜法を用いるのが良い。気相成膜法の中でも、スパッタ法、パルスレーザー蒸着法が適している。さらに、量産性の観点から、スパッタ法が最も適している。As a film forming method, a vapor phase film forming method is preferably used with a polycrystalline sintered body having an InGaO3 (ZnO)m composition as a target. Of the vapor deposition methods, sputtering and pulsed laser deposition are suitable. Furthermore, the sputtering method is most suitable from the viewpoint of mass productivity.

しかしながら、通常の条件で該アモルファス膜を作製すると、主として酸素欠損が生じ、これまで、電子キャリア濃度を1018/cm未満、電気伝導度にして、10S/cm以下にすることができなかった。However, when the amorphous film is produced under normal conditions, oxygen vacancies mainly occur, and until now, the electron carrier concentration has been less than 1018 / cm3 and the electric conductivity has not been able to be 10 S / cm or less. .

そうした薄膜を用いた場合、ノーマリーオフのトランジスタを構成することができない。  When such a thin film is used, a normally-off transistor cannot be formed.

図7に示す装置を用いて、パルスレーザー蒸着法で作成したIn-Ga-Zn-Oから構成され、結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表される透明アモルファス酸化物薄膜を、電子キャリア濃度を1018/cm未満に低下させることができる。例えば酸素分圧を3.2Pa超の高い雰囲気中で、成膜することにより、電子キャリア濃度を1018/cm未満に低下させることができる。It is composed of In-Ga-Zn-O prepared by pulse laser deposition using the apparatus shown in FIG. 7, and the composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6). The transparent amorphous oxide thin film can reduce the electron carrier concentration to less than 1018 / cm3 . For example, the electron carrier concentration can be reduced to less than 1018 / cm3 by forming a film in an atmosphere having a high oxygen partial pressure of more than 3.2 Pa.

この場合、基板の温度は意図的に加温しない状態で、ほぼ室温に維持されている。プラスチックフィルムを基板として使用できるために、基板温度は100℃未満に保つことが好ましい。  In this case, the temperature of the substrate is maintained at substantially room temperature without intentionally heating. Since a plastic film can be used as a substrate, the substrate temperature is preferably kept below 100 ° C.

本実施形態に係る発明は、光照射下におけるパルスレーザー蒸着法で作製したIn-Ga-Zn-Oから構成される。  The invention according to this embodiment is composed of In-Ga-Zn-O produced by a pulse laser deposition method under light irradiation.

具体的には、結晶状態における組成InGaO3(ZnO)m(mは6未満の自然数)で表される微結晶を含む透明アモルファス酸化物薄膜であり、これを用いれば、ノーマリーオフのトランジスタを構成することができる。Specifically, it is a transparent amorphous oxide thin film containing microcrystals represented by the composition InGaO3 (ZnO)m (m is a natural number less than 6) in the crystalline state. Can be configured.

また、該薄膜の電子移動度は、1cm/V・秒超が得られ、オン・オフ比を10超に大きくすることができる。Further, the electron mobility of the thin film can be more than 1 cm2 / V · second, and the on / off ratio can be increased to more than 103 .

また、本発明は、光照射下でアルゴンガスを用いたスパッタ蒸着法で作成したIn-Ga-Zn-Oから構成される。  Further, the present invention is composed of In—Ga—Zn—O prepared by a sputter deposition method using argon gas under light irradiation.

例えば、本発明に係る非晶質酸化物は、図8に記載の装置を用いて得ることができる。この場合、本発明に係る非晶質酸化物は、結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表される微結晶を含む透明アモルファス酸化物薄膜を、酸素分圧を1×10-2Pa超の高い雰囲気中で、成膜することにより得られる。For example, the amorphous oxide according to the present invention can be obtained using the apparatus shown in FIG. In this case, the amorphous oxide according to the present invention is obtained by converting a transparent amorphous oxide thin film containing a microcrystal whose composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number of less than 6) to an oxygen content. It can be obtained by forming a film in an atmosphere having a high pressure exceeding 1 × 10−2 Pa.

この場合、基板の温度は意図的に加温しない状態で、ほぼ室温に維持されている。プラスチックフィルムを基板として使用できるために、基板温度は100℃未満に保つことが好ましい。酸素分圧をさらに大きくすることにより、電子キャリア数を低下させることができる。  In this case, the temperature of the substrate is maintained at substantially room temperature without intentionally heating. Since a plastic film can be used as a substrate, the substrate temperature is preferably kept below 100 ° C. By further increasing the oxygen partial pressure, the number of electron carriers can be reduced.

即ち、本発明は、光照射下でスパッタ蒸着法で作製したIn-Ga-Zn-Oから構成される。
結晶状態における組成InGaO3(ZnO)m(mは6未満の自然数)で表される微結晶を含む透明アモルファス酸化物薄膜を用い、ノーマリーオフで、かつオン・オフ比を10超のトランジスタを構成することができる。
That is, the present invention is composed of In—Ga—Zn—O produced by sputtering deposition under light irradiation.
A transistor having a transparent amorphous oxide thin film containing a microcrystal represented by a composition InGaO3 (ZnO)m (m is a natural number less than 6) in a crystalline state, normally off, and having an on / off ratio of more than 103 Can be configured.

光照射下でのパルスレーザー蒸着法およびスパッタ法で作成された薄膜では、伝導電子数の増加と共に、電子移動度が増加する。  In a thin film prepared by pulse laser deposition and sputtering under light irradiation, the electron mobility increases as the number of conduction electrons increases.

同様に、ターゲットとして、多結晶InGaO3(Zn1-xMgO)m(mは6未満の自然数、0<x≦1)を用いれば、1Pa未満の酸素分圧下でも、高抵抗アモルファスInGaO3(Zn1-xMgO)m膜を得ることができる。Similarly, if polycrystalline InGaO3 (Zn1-x Mgx O)m (m is a natural number less than 6 and 0 <x ≦ 1) is used as a target, a high-resistance amorphous InGaO even under an oxygen partial pressure of less than 1 Pa.3 (Zn1-x Mgx O)m film can be obtained.

上記のとおり、酸素分圧を制御することにより、酸素欠陥を低減でき、その結果、特定の不純物イオンを添加することなしに、電子キャリア濃度を減少できる。本発明に係る非晶質酸化物は、図1から図5を用いて作製される薄膜の製造時に、光照射を行うことにより得られる。  As described above, by controlling the oxygen partial pressure, oxygen defects can be reduced, and as a result, the electron carrier concentration can be decreased without adding specific impurity ions. The amorphous oxide according to the present invention can be obtained by irradiating with light during the production of a thin film produced using FIGS.

酸素分圧等の条件は、図7や8に記載の装置を用いた場合は、およそ後述する範囲の分圧で製造可能である。  Conditions such as oxygen partial pressure can be produced with a partial pressure in the range described later when the apparatus shown in FIGS. 7 and 8 is used.

また、微結晶を含むアモルファス状態では、微結晶粒界界面をアモルファス構造で覆うため、酸化亜鉛等の多結晶状態とは異なり、電子や正孔の移動をトラップしてしまうような本質的に粒子界面が存在しない。そのために、高電子移動度のアモルファス薄膜を得ることができる。さらに、特定の不純物を添加せずに伝導電子数を減少できるので、不純物による散乱がなく、電子移動度を高く保つことができる。  In addition, in the amorphous state including microcrystals, the interface between the microcrystalline grain boundaries is covered with an amorphous structure, so unlike the polycrystalline state such as zinc oxide, essentially particles that trap the movement of electrons and holes. There is no interface. Therefore, an amorphous thin film with high electron mobility can be obtained. Furthermore, since the number of conduction electrons can be reduced without adding specific impurities, there is no scattering due to impurities, and electron mobility can be kept high.

本発明に用いられる微結晶としてはInGaO3(ZnO)m(mは6未満の自然数)で表される組成比の微結晶に限定されることはない。The microcrystal used in the present invention is not limited to a microcrystal having a composition ratio represented by InGaO3 (ZnO)m (m is a natural number of less than 6).

上記した透明膜を用いた薄膜トランジスタにおいて、Al、Y、HfO、又はそれらの化合物を少なくとも二つ以上含む混晶化合物をゲート絶縁膜とすることが好ましい。ゲート絶縁薄膜とチャネル層薄膜との界面に欠陥が存在すると、電子移動度の低下及びトランジスタ特性にヒステリシスが生じる。また、ゲート絶縁膜の種類により、リーク電流が大きく異なる。このために、チャネル層に適合したゲート絶縁膜を選定する必要がある。Al膜を用いれば、リーク電流を低減できる。また、Y膜を用いればヒステリシスを小さくできる。さらに、高誘電率のHfO膜を用いれば、電子移動度を大きくすることができる。また、これらの膜の混晶を用いて、リーク電流、ヒステリシスが小さく、電子移動度の大きなTFTを形成できる。また、ゲート絶縁膜形成プロセス及びチャネル層形成プロセスは、室温で行うことができるので、TFT構造として、スタガ構造及び逆スタガ構造いずれをも形成することができる。In the thin film transistor using the transparent film described above, it is preferable that a mixed crystal compound containing at least two of Al2 O3 , Y2 O3 , HfO2 , or a compound thereof is used as the gate insulating film. If there is a defect at the interface between the gate insulating thin film and the channel layer thin film, the electron mobility is lowered and the transistor characteristics are hysteresis. Further, the leakage current varies greatly depending on the type of the gate insulating film. For this purpose, it is necessary to select a gate insulating film suitable for the channel layer. If an Al2 O3 film is used, leakage current can be reduced. Further, the hysteresis can be reduced by using a Y2 O3 film. Further, if a high dielectric constant HfO2 film is used, the electron mobility can be increased. Further, by using mixed crystals of these films, a TFT with small leakage current and hysteresis and high electron mobility can be formed. In addition, since the gate insulating film formation process and the channel layer formation process can be performed at room temperature, both a staggered structure and an inverted staggered structure can be formed as the TFT structure.

薄膜トランジスタ(Thin Film Transistor, TFT)は、ゲート端子、ソース端子、及び、ドレイン端子を備えた3端子素子である。そしてTFTは、セラミックス、ガラス、又はプラスチックなどの絶縁基板上に成膜した半導体薄膜を、電子又はホールが移動するチャネル層として用いたものである。また、TFTは、ゲート端子に電圧を印加して、チャンネル層に流れる電流を制御し、ソース端子とドレイン端子間の電流をスイッチングする機能を有するアクテイブ素子である。  A thin film transistor (TFT) is a three-terminal element including a gate terminal, a source terminal, and a drain terminal. The TFT uses a semiconductor thin film formed on an insulating substrate such as ceramic, glass, or plastic as a channel layer through which electrons or holes move. A TFT is an active element having a function of switching a current between a source terminal and a drain terminal by applying a voltage to a gate terminal to control a current flowing in a channel layer.

なお、非晶質酸化物に含まれる微結晶は、上述のように光照射(具体的には、例えば、ハロゲンランプを用いた光照射や紫外線照射である。)により、形成してもよいが、勿論、光照射によらない他の方法でもよい。
(第2の実施形態:非晶質酸化物の組成分布)
本実施形態に係る非晶質酸化物は、
その膜厚方向で組成が変化していることを特徴とする。
Note that microcrystals included in the amorphous oxide may be formed by light irradiation as described above (specifically, for example, light irradiation using a halogen lamp or ultraviolet irradiation). Of course, other methods that do not rely on light irradiation may be used.
(Second Embodiment: Composition Distribution of Amorphous Oxide)
The amorphous oxide according to this embodiment is
The composition changes in the film thickness direction.

ここで、膜厚方向に組成が変化しているとは、酸化物に含有される酸素量が膜厚方向で変化していたり、酸化物を構成する元素が途中で変化していたり(即ち、組成が変わっていたり)、酸化物を構成する元素の含有量が変化していることを意味する。  Here, the composition changes in the film thickness direction means that the amount of oxygen contained in the oxide changes in the film thickness direction, or the elements constituting the oxide change in the middle (that is, It means that the content of the elements constituting the oxide has changed.

従って、前記非晶質酸化物を電界効果型トランジスタの活性層(チャネル層ともいう)に用いる場合には、例えば以下の構成が好ましい。  Therefore, when the amorphous oxide is used for an active layer (also referred to as a channel layer) of a field effect transistor, for example, the following configuration is preferable.

具体的には、前記非晶質酸化物を含む活性層と、該活性層と界面を構成するゲート絶縁膜とを備えるトランジスタにおいて、
該非晶質酸化物に含まれる酸素濃度は、該界面側の領域の方が、該界面より離れた領域よりも高くなるように構成するのである。
Specifically, in a transistor comprising an active layer containing the amorphous oxide and a gate insulating film that forms an interface with the active layer,
The oxygen concentration contained in the amorphous oxide is configured such that the region on the interface side is higher than the region far from the interface.

この場合、前記非晶質酸化物層における、前記界面付近の電気抵抗が高くなり、トランジスタのいわゆるチャネルは、前記界面から非晶質酸化物の内部に形成される。前記界面があれているような場合は、かかる構成はリーク電流を減らすという観点から好ましい。  In this case, the electrical resistance in the vicinity of the interface in the amorphous oxide layer is increased, and a so-called channel of the transistor is formed in the amorphous oxide from the interface. When the interface is present, such a configuration is preferable from the viewpoint of reducing leakage current.

すなわち、トランジスタの活性層として上記非晶質酸化物を用いる場合に、該活性層は第1の領域と、該第1の領域よりもゲート絶縁膜側に近い第2の領域を含む構成にして、第2の領域の酸素濃度が、第1の領域のそれよりも高くなるようにするのがよい。  That is, when the amorphous oxide is used as an active layer of a transistor, the active layer includes a first region and a second region closer to the gate insulating film side than the first region. The oxygen concentration of the second region is preferably higher than that of the first region.

なお、2つの領域の境界は明確である必要は無く、勾配やステップ状に、組成比が変化していてもよい。  The boundary between the two regions does not need to be clear, and the composition ratio may change in a gradient or step shape.

特に、該非晶質酸化物の電子キャリア濃度が1018/cm未満であるのがよい。In particular, the electron carrier concentration of the amorphous oxide is preferably less than 1018 / cm3 .

なお、基板上に成膜されている場合の膜厚方向とは、基板の面内方向ではない方向(例えば、基板の面内方向に垂直な方向)である。
また、InあるいはZnの少なくとも一方を有する非晶質酸化物を含む活性層と、該活性層と界面を構成するゲート絶縁膜とを備えるトランジスタにおいて、該非晶質酸化物に含まれるInあるいはZn濃度は、該界面側の領域の方が、該界面より離れた領域よりも高くなるように構成することも好ましい形態である。この場合、電界効果移動度を高めることができる。
Note that the film thickness direction when the film is formed on the substrate is a direction that is not the in-plane direction of the substrate (for example, a direction perpendicular to the in-plane direction of the substrate).
Further, in a transistor including an active layer containing an amorphous oxide having at least one of In or Zn and a gate insulating film that forms an interface with the active layer, the concentration of In or Zn contained in the amorphous oxide It is also a preferred form that the region on the interface side is configured to be higher than the region distant from the interface. In this case, field effect mobility can be increased.

即ち、トランジスタの活性層として上記非晶質酸化物を用いる場合、活性層は第1の領域と、第1の領域よりもゲート絶縁膜側に近い第2の領域を含む構成にし、第2の領域のIn又はZn濃度の少なくとも一方が、第1の領域のそれぞれの濃度よりも高くなるようにするのがよい。  That is, when the above amorphous oxide is used as an active layer of a transistor, the active layer includes a first region and a second region closer to the gate insulating film side than the first region. It is preferable that at least one of the In and Zn concentrations in the region is higher than the respective concentrations in the first region.

勿論、第2の領域のIn濃度を、第1の領域のIn濃度より高くしたり、または第2の領域のZnの濃度を、第1の領域のZn濃度より高くすることも好ましい。更に、第2の領域のIn濃度を、第1の領域のIn濃度より高くし、且つ第2の領域のZnの濃度を、第1の領域のZn濃度より高くすることも好ましい。  Of course, it is also preferable to make the In concentration of the second region higher than the In concentration of the first region, or to make the Zn concentration of the second region higher than the Zn concentration of the first region. Furthermore, it is also preferable that the In concentration of the second region is higher than the In concentration of the first region, and the Zn concentration of the second region is higher than the Zn concentration of the first region.

第2の本発明に係る酸化物膜とは具体的には、In-Ga-Zn-Oを含み構成され、膜厚方向で組成が分布し、結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表され、電子キャリア濃度が1018/cm未満であることを特徴とする。Specifically, the oxide film according to the second aspect of the present invention includes In—Ga—Zn—O, the composition is distributed in the film thickness direction, and the composition in the crystalline state is InGaO3 (ZnO)m ( m is a natural number less than 6), and the electron carrier concentration is less than 1018 / cm3 .

または、In-Ga-Zn-Mg-Oを含み構成され、膜厚方向で組成が分布し、結晶状態の組成がInGaO3(Zn1-xMgxO)m(mは6未満の自然数、0<x≦1)で表され、電子キャリア濃度が1018/cm未満であることを特徴とする透明アモルファス酸化物膜である。Alternatively, it is configured to include In—Ga—Zn—Mg—O, the composition is distributed in the film thickness direction, and the composition in the crystalline state is InGaO3 (Zn1−x Mg× O)m (m is a natural number less than 6, A transparent amorphous oxide film represented by 0 <x ≦ 1) and having an electron carrier concentration of less than 1018 / cm3 .

なお、これらの膜において、電子移動度が1cm/(V・秒)超にすることも好ましい形態である。In these films, it is also a preferable mode that the electron mobility exceeds 1 cm2 / (V · sec).

上記膜をチャネル層に用いれば、トランジスターオフ時のゲート電流が0.1マイクロアンペア未満のノーマリーオフで、オン・オフ比が10超のトランジスタ特性を持ち、かつ可視光に透明で、フレキシブルなTFTを作成することができる。When the above film is used for the channel layer, the transistor current is normally off with a gate current of less than 0.1 microamperes when the transistor is turned off, the transistor has an on / off ratio of more than 104 , transparent to visible light, and flexible. TFT can be made.

なお、上記透明膜は、伝導電子数の増加と共に、電子移動度が大きくなることを特徴とする。  The transparent film is characterized in that the electron mobility increases as the number of conduction electrons increases.

透明膜を形成する基板としては、ガラス基板、プラスチック基板又はプラスチックフィルムなどを用いることができる。  As the substrate on which the transparent film is formed, a glass substrate, a plastic substrate, a plastic film, or the like can be used.

上記透明酸化物膜をチャネル層に利用する際には、Al、Y、又はHfOの1種、又はそれらの化合物を少なくとも二種以上含む混晶化合物をゲート絶縁膜を用いトランジスタを形成することも好ましい形態である。When the transparent oxide film is used for a channel layer, a gate insulating film containing a mixed crystal compound containing at least one of Al2 O3 , Y2 O3 , or HfO2 or at least two of these compounds is used. It is also a preferable form to use a transistor.

また、電気抵抗を高めるための不純物イオンを意図的に添加せず、酸素ガスを含む雰囲気中で、成膜することも好ましい形態である。  In addition, it is also a preferable mode to form a film in an atmosphere containing oxygen gas without intentionally adding impurity ions for increasing electric resistance.

本発明者らは、この半絶縁性酸化物アモルファス薄膜は、伝導電子数の増加と共に、電子移動度が大きくなるという特異な特性を見出した。そして、その膜を用いてTFTを作成し、オン・オフ比、ピンチオフ状態での飽和電流、スイッチ速度などのトランジスタ特性が更に向上することを見出した。  The present inventors have found that the semi-insulating oxide amorphous thin film has a unique characteristic that the electron mobility increases as the number of conduction electrons increases. Then, a TFT was formed using the film, and it was found that transistor characteristics such as an on / off ratio, a saturation current in a pinch-off state, and a switch speed were further improved.

透明半絶縁性アモルファス酸化物薄膜を膜トランジスタのチャネル層として用いると、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超、かつ電子キャリア濃度が1018/cm未満、好ましくは、1016/cm未満のときは、オフ時(ゲート電圧無印加時)のドレイン・ソース端子間の電流を、10マイクロアンペア未満、好ましくは0.1マイクロアンペア未満にすることができる。また、該薄膜を用いれば、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超の時は、ピンチオフ後の飽和電流を10マイクロアンペア超にでき、オン・オフ比を10超とすることができる。When a transparent semi-insulating amorphous oxide thin film is used as a channel layer of a film transistor, the electron mobility is more than 1 cm2 / (V · sec), preferably more than 5 cm2 / (V · sec) and the electron carrier concentration is 10When it is less than18 / cm3 , preferably less than 1016 / cm3 , the current between the drain and source terminals when off (when no gate voltage is applied) is less than 10 microamperes, preferably 0.1 microamperes. Can be less than. When the thin film is used, when the electron mobility is more than 1 cm2 / (V · sec), preferably more than 5 cm2 / (V · sec), the saturation current after pinch-off can be more than 10 microamperes, The on / off ratio can be greater than 104 .

TFTでは、ピンチオフ状態では、ゲート端子に高電圧が印加され、チャネル中には高密度の電子が存在している。したがって、本発明によれば、電子移動度が増加した分だけ、より飽和電流値を大きくすることができる。この結果、オン・オフ比の増大、飽和電流の増大、スイッチング速度の増大など、ほとんど全てのトランジスタ特性が向上する。なお、通常の化合物中では、電子数が増大すると、電子間の衝突により、電子移動度は減少する。  In the TFT, in a pinch-off state, a high voltage is applied to the gate terminal, and high-density electrons exist in the channel. Therefore, according to the present invention, the saturation current value can be further increased by the amount of increase in electron mobility. As a result, almost all transistor characteristics such as an increase in on / off ratio, an increase in saturation current, and an increase in switching speed are improved. In a normal compound, when the number of electrons increases, electron mobility decreases due to collisions between electrons.

なお、上記TFTの構造としては、半導体チャネル層の上にゲート絶縁膜とゲート端子とを順に形成するスタガ(トップゲート)構造のものに用いることができる。また、ゲート端子の上にゲート絶縁膜と半導体チャネル層を順に形成する逆スタガ(ボトムゲート)構造のものに用いることができる。  The TFT structure can be a staggered (top gate) structure in which a gate insulating film and a gate terminal are sequentially formed on a semiconductor channel layer. Further, it can be used for an inverted stagger (bottom gate) structure in which a gate insulating film and a semiconductor channel layer are formed in order on a gate terminal.

(膜組成について)
結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表される透明アモルファス酸化物薄膜は、mの値が6未満の場合は、800℃以上の高温までアモルファス状態が安定に保たれるが、mの値が大きくなるにつれ結晶化しやすくなる。すなわち、InGaO3に対するZnOの比が増大して、ZnO組成に近づくにつれ、結晶化しやすくなる。
(About film composition)
A transparent amorphous oxide thin film whose composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6) is stable in amorphous state up to a high temperature of 800 ° C. or higher when the value of m is less than 6. However, it becomes easier to crystallize as the value of m increases. That is, as the ratio of ZnO to InGaO3 increases and approaches the ZnO composition, it becomes easier to crystallize.

したがって、アモルファスTFTのチャネル層としては、mの値が6未満であることが好ましい。  Therefore, the value of m is preferably less than 6 for the channel layer of the amorphous TFT.

上記した透明膜を用いた薄膜トランジスタにおいて、Al、Y、HfO、又はそれらの化合物を少なくとも二つ以上含む混晶化合物をゲート絶縁膜とすることが好ましい。ゲート絶縁薄膜とチャネル層薄膜との界面に欠陥が存在すると、電子移動度の低下及びトランジスタ特性にヒステリシスが生じる。また、ゲート絶縁膜の種類により、リーク電流が大きく異なる。このために、チャネル層に適合したゲート絶縁膜を選定する必要がある。Al膜を用いれば、リーク電流を低減できる。また、Y膜を用いればヒステリシスを小さくできる。さらに、高誘電率のHfO膜を用いれば、電子移動度を大きくすることができる。また、これらの膜の混晶を用いて、リーク電流、ヒステリシスが小さく、電子移動度の大きなTFTを形成できる。また、ゲート絶縁膜形成プロセス及びチャネル層形成プロセスは、室温で行うことができるので、TFT構造として、スタガ構造及び逆スタガ構造いずれをも形成することができる。In the thin film transistor using the transparent film described above, it is preferable that a mixed crystal compound containing at least two of Al2 O3 , Y2 O3 , HfO2 , or a compound thereof is used as the gate insulating film. If there is a defect at the interface between the gate insulating thin film and the channel layer thin film, the electron mobility is lowered and the transistor characteristics are hysteresis. Further, the leakage current varies greatly depending on the type of the gate insulating film. For this purpose, it is necessary to select a gate insulating film suitable for the channel layer. If an Al2 O3 film is used, leakage current can be reduced. Further, the hysteresis can be reduced by using a Y2 O3 film. Further, if a high dielectric constant HfO2 film is used, the electron mobility can be increased. Further, by using mixed crystals of these films, a TFT with small leakage current and hysteresis and high electron mobility can be formed. In addition, since the gate insulating film formation process and the channel layer formation process can be performed at room temperature, both a staggered structure and an inverted staggered structure can be formed as the TFT structure.

薄膜トランジスタ(Thin Film Transistor, TFT)は、ゲート端子、ソース端子、及び、ドレイン端子を備えた3端子素子である。またTFTは、セラミックス、ガラス、又はプラスチックなどの絶縁基板上に成膜した半導体薄膜を、電子又はホールが移動するチャネル層として用いたものである。さらにTFTは、ゲート端子に電圧を印加して、チャンネル層に流れる電流を制御し、ソース端子とドレイン端子間の電流をスイッチングする機能を有するアクテイブ素子である。  A thin film transistor (TFT) is a three-terminal element including a gate terminal, a source terminal, and a drain terminal. A TFT uses a semiconductor thin film formed on an insulating substrate such as ceramics, glass, or plastic as a channel layer through which electrons or holes move. Furthermore, a TFT is an active element having a function of switching a current between a source terminal and a drain terminal by applying a voltage to a gate terminal to control a current flowing in a channel layer.

このように第2の本発明は、上記透明膜を用いてFETを作製する際に、FETの活性層である上記透明膜の膜厚方向の組成に改良を行っている。  As described above, according to the second aspect of the present invention, when the FET is manufactured using the transparent film, the composition in the film thickness direction of the transparent film which is the active layer of the FET is improved.

具体的には、パルスレーザー堆積法においては、酸素分圧を膜厚方向で変化させたり、あるいは、パルスレーザーの発振パワーを変化させたり、発振周波数を変化させたり、あるいは、ターゲット−基板間の距離を膜厚方向で変化させ、膜厚方向の組成変化を行う。また、スパッタ蒸着法で作成する場合は、In2O3あるいはZnOのターゲットを追加スパッタする形で、膜厚方向の組成変化を行う。Specifically, in the pulse laser deposition method, the oxygen partial pressure is changed in the film thickness direction, the oscillation power of the pulse laser is changed, the oscillation frequency is changed, or the target-substrate is changed. The composition is changed in the film thickness direction by changing the distance in the film thickness direction. When the sputtering deposition method is used, the composition change in the film thickness direction is performed by additionally sputtering an In2 O3 or ZnO target.

例えば、酸素雰囲気下で成膜する際には、ターゲット間と基板間の距離が離れるに従い、同膜中に含まれる酸素量は多くなる。また、成膜中に、例えばZnOのターゲットを追加すれば、追加して後に成膜される膜中にはZnの量が多くなる。
(第3の実施形態:添加物を含有する非晶質酸化物)
本実施形態に係る非晶質酸化物は、
添加物として、Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる1種または複数種の元素を含むことを特徴とする。
For example, when a film is formed in an oxygen atmosphere, the amount of oxygen contained in the film increases as the distance between the target and the substrate increases. Further, if, for example, a ZnO target is added during film formation, the amount of Zn increases in the film that is additionally formed later.
(Third Embodiment: Amorphous Oxide Containing Additive)
The amorphous oxide according to this embodiment is
As an additive, one or more elements selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, and F are included. It is characterized by.

このような非晶質酸化物への添加物の導入は、成膜装置中のガスに含ませたり、成膜装置内に含ませたり、装置内で使用するターゲット材に含ませることにより実現される。勿論、このような添加物を含んでいない非晶質酸化物からなる膜を作製後、後述する実施例のように後から当該膜に前記添加物を導入してもよい。  Such introduction of the additive into the amorphous oxide is realized by including it in the gas in the film forming apparatus, in the film forming apparatus, or in the target material used in the apparatus. The Of course, after a film made of an amorphous oxide not containing such an additive is produced, the additive may be introduced into the film later as in an example described later.

なお、該非晶質酸化物の電子キャリア濃度が1018/cm未満であるのが好ましい。Note that the electron carrier concentration of the amorphous oxide is preferably less than 1018 / cm3 .

具体的に本発明に係る非晶質酸化物は、In-Ga-Zn-Oを含み構成され、結晶状態における組成がInGaO3(ZnO)m (mは6未満の自然数)で表される透明アモルファス酸化物である。また、本発明に係る非晶質酸化物はIn-Ga-Zn-Mg-Oを含み構成され、結晶状態の組成がInGaO3(Zn1-xMgxO)m(mは6未満の自然数、0<x≦1)で表される酸化物である。これらの酸化物に、さらにLi、Na、Mn、Ni、Pd、Cu、Cd、C、N、Pなどから選ばれる1種または複数種の元素を不純物として含ませる。これにより、電子キャリア濃度を減少させることができる。Specifically, the amorphous oxide according to the present invention includes In—Ga—Zn—O, and has a transparent composition represented by InGaO3 (ZnO)m (m is a natural number of less than 6) in the crystalline state. Amorphous oxide. The amorphous oxide according to the present invention includes In—Ga—Zn—Mg—O, and the composition of the crystalline state is InGaO3 (Zn1-x Mgx O)m (m is a natural number less than 6). , 0 <x ≦ 1). These oxides further contain one or more elements selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P and the like as impurities. Thereby, the electron carrier concentration can be reduced.

また、電子キャリア濃度を大幅に減少させた場合でも、電子キャリア移動度の低減を抑制でき、電子キャリア濃度の制御が容易になる。従って、上記の透明アモルファス酸化物膜をチャネル層に使用すれば、大面積でも、特性の均一性が高いTFTパネルが得易い。  In addition, even when the electron carrier concentration is significantly reduced, the reduction of the electron carrier mobility can be suppressed, and the control of the electron carrier concentration becomes easy. Therefore, if the transparent amorphous oxide film is used for the channel layer, it is easy to obtain a TFT panel having high uniformity of characteristics even in a large area.

また、Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、Pを不純物(添加物)として使用する場合、これらの不純物は、In、Ga、Zn、Oの何れかのサイトを置換してアクセプターとして機能し電子キャリア密度を減少させる可能性がある。ただし、メカニズムの詳細は不明である。  In addition, when Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, and P are used as impurities (additives), these impurities are in any one of In, Ga, Zn, and O sites. Substitution may function as an acceptor and reduce the electron carrier density. However, details of the mechanism are unknown.

通常の酸化物半導体では、酸素濃度を適切に制御できないために、多量の酸素欠陥が生じる。また、多結晶であるために粒界に生じる欠陥のため、不純物を導入しても電子キャリア密度が上手く制御できない事が多い。  In a normal oxide semiconductor, a large amount of oxygen defects are generated because the oxygen concentration cannot be appropriately controlled. In addition, since it is a polycrystal, defects generated at grain boundaries often prevent the electron carrier density from being well controlled even if impurities are introduced.

その点、本発明の透明アモルファス酸化物膜は、酸素欠陥が少なく、またアモルファスであり粒界が存在しないため、アクセプターの効果が明瞭に現れると思われる。  In that respect, the transparent amorphous oxide film of the present invention has few oxygen vacancies, is amorphous and does not have a grain boundary, and therefore, the acceptor effect appears clearly.

電子キャリア密度を低下させる目的で、酸素分圧を高めて薄膜を形成すると、原子の結合の骨格が変化して伝導帯のテイル準位が増加し、この準位に電子がトラップされ実効的な電子キャリア移動度を低下させる恐れがある。  When a thin film is formed by increasing the oxygen partial pressure for the purpose of reducing the electron carrier density, the skeleton of the atomic bond changes and the tail level of the conduction band increases, and electrons are trapped at this level and effective. There is a risk of reducing the electron carrier mobility.

しかし、Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、Pを併用することで、酸素分圧を適正な範囲に保ちつつキャリア密度を制御できるので、電子キャリア移動度への影響を少なく出来ると思われる。  However, by using Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, and P together, the carrier density can be controlled while maintaining the oxygen partial pressure in an appropriate range, so that the electron carrier mobility can be controlled. It seems that the influence can be reduced.

そのため酸素分圧の調整だけで電子キャリア濃度と電子キャリア移動度を制御する場合より、大面積の基板の場合でも酸化膜の特性の面内均一性を高め易くなる。  Therefore, it is easier to improve the in-plane uniformity of the characteristics of the oxide film even in the case of a large-area substrate than when the electron carrier concentration and the electron carrier mobility are controlled only by adjusting the oxygen partial pressure.

添加物としては、後述のTi、Zr、V、Ru、Ge、Sn、Fでもよい。  As additives, Ti, Zr, V, Ru, Ge, Sn, and F described later may be used.

なお、所望の効果を得るために必要となる不純物の濃度は、Si等の結晶に比べると高く、概ね0.1〜3atomic%程度である。  Note that the concentration of impurities necessary for obtaining a desired effect is higher than that of a crystal such as Si, and is about 0.1 to 3 atomic%.

これは膜がアモルファスなため不純物原子が価電子制御に効果的なサイトに入る確率が結晶に比べ低いためと思われる。  This is probably because the film is amorphous and the probability that impurity atoms enter the site effective for valence electron control is lower than that of crystals.

不純物を導入する方法としては、使用するターゲットに所望の不純物を含有させるのが最も一般的であるが、CやNやPの場合には、酸素とともにCHやNOやPH等のガスを雰囲気に含ませて膜に導入する事ができる。不純物が金属元素の場合は、透明アモルファス酸化物膜を形成後、当該金属のイオンを含む溶液やペーストに接触させて導入する事ができる。またガラス等耐熱性の高い基板を使用する場合には、これらの元素を基板に含ませ、膜の形成中、または形成後、基板を加熱して透明アモルファス酸化物膜に拡散させる事もできる。例えばソーダガラスは10−20atomic%のNaを含むので、Na源として用いる事ができる。The most common method for introducing impurities is to contain the desired impurities in the target to be used. In the case of C, N, or P, a gas such as CH4 , NO, or PH3 is used together with oxygen. It can be introduced into the film in an atmosphere. When the impurity is a metal element, the transparent amorphous oxide film can be formed and then brought into contact with a solution or paste containing metal ions. In the case of using a substrate having high heat resistance such as glass, these elements can be included in the substrate, and the substrate can be heated and diffused into the transparent amorphous oxide film during or after the formation of the film. For example, soda glass contains 10-20 atomic% Na and can be used as a Na source.

図5には典型的なTFTの素子構造を示すが、ここで電子キャリア密度を減少させる事が効果的なのは、チャネル層2のうちドレイン電極5とソース電極6とに挟まれた部分である。それに対し、チャネル層2のうちうちドレイン電極5とソース電極6に接触する部分は、むしろ電子キャリア密度が高い方が電極との電気的コンタクトを良好に保てるので好都合である。即ちこの部分では不純物濃度が低い方が好ましい。この様な構成は、ドレイン電極5とソース電極6を形成後、ゲート絶縁膜3を形成する前に、チャネル層2を不純物を含む溶液に接触させ、ドレイン電極5とソース電極6をマスクとして不純物を拡散する方法によって実現できる。  FIG. 5 shows a typical TFT element structure, and it is effective to reduce the electron carrier density here in a portion of the channel layer 2 sandwiched between the drain electrode 5 and the source electrode 6. On the other hand, in the portion of the channel layer 2 that contacts the drain electrode 5 and the source electrode 6, the higher the electron carrier density, the better the electrical contact with the electrode, which is advantageous. That is, it is preferable that the impurity concentration is lower in this portion. In such a configuration, after the drain electrode 5 and the source electrode 6 are formed, before the gate insulating film 3 is formed, the channel layer 2 is brought into contact with a solution containing impurities, and the drain electrode 5 and the source electrode 6 are used as impurities as a mask. Can be realized by a method of diffusing.

また、図5のチャネル層2の中で、特に基板に接触する部分はゲート電極4による電子キャリア密度の制御が及び難いので、この部分の電子キャリア密度は予め低く抑えるとオンオフ比を高くするのに役立つ。そこで、前記不純物の濃度は、基板との界面で特に高めると効果的である。この様な構成は、チャネル層を形成する途中で、雰囲気に導入するCH4やNOやPH3等のガスの濃度を過剰なレベルからスタートし次第に低下させる方法や、あるいは基板に含まれるNaを適正な温度で拡散させる方法でも実現できる。Further, in the channel layer 2 of FIG. 5, it is difficult to control the electron carrier density by the gate electrode 4 particularly in the portion in contact with the substrate. Therefore, if the electron carrier density in this portion is kept low beforehand, the on / off ratio is increased. To help. Therefore, it is effective to increase the concentration of the impurities particularly at the interface with the substrate. In such a configuration, the channel layer is formed while the concentration of gases such as CH4 , NO, and PH3 introduced into the atmosphere is started from an excessive level and gradually decreased, or the Na contained in the substrate is reduced. It can also be realized by a method of diffusing at an appropriate temperature.

また、添加物として、非晶質酸化物に、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる1種または複数種を不純物として含ませることもできる。  As an additive, the amorphous oxide may contain one or more selected from Ti, Zr, V, Ru, Ge, Sn, and F as impurities.

これにより、電子キャリア濃度が1018/cm未満で、同時に電子移動度を1cm/(V・秒)以上に、さらに5cm/(V・秒)以上に増加させ得る効果が期待される。Thereby, the electron carrier concentration is less than 1018 / cm3 , and at the same time, the effect of increasing the electron mobility to 1 cm2 / (V · second) or more and further to 5 cm2 / (V · second) or more is expected .

電界効果移動度が増加した場合でも、これに伴って電子キャリア濃度が増加する事が少ない。  Even when the field effect mobility is increased, the electron carrier concentration is rarely increased.

そのため上記の透明アモルファス酸化物膜をチャネル層に使用すれば、オン・オフ比が高く、ピンチオフ時の飽和電流が大きく、しかもスイッチ速度の速いTFTを得る事ができる。  Therefore, if the transparent amorphous oxide film is used for the channel layer, a TFT having a high on / off ratio, a large saturation current at the time of pinch-off, and a high switching speed can be obtained.

また酸素分圧の調整だけで電子キャリア濃度と電子キャリア移動度を制御する場合より、電子キャリア密度への影響が少なく、大面積の基板を用いた場合でも、酸化膜特性の面内均一性を高め易い。  In addition, even if the electron carrier density and electron carrier mobility are controlled only by adjusting the oxygen partial pressure, the influence on the electron carrier density is less, and even in the case of using a large area substrate, the in-plane uniformity of the oxide film characteristics is improved. Easy to increase.

そのメカニズムの詳細は不明であるが、酸素分圧を高くして形成した酸化物は、伝導帯の下のテイル準位密度が高くなり、移動度が低下する可能性がある。  Although the details of the mechanism are unknown, an oxide formed with a high oxygen partial pressure has a high tail level density below the conduction band, which may reduce mobility.

Ti、Zr、V、Ru、Ge、Sn、Fを導入する事により、原子結合の骨格に作用し、テイル準位を減少させるため、電子キャリア密度を保ちつつ電子キャリア移動度が高められると推察される。  It is assumed that by introducing Ti, Zr, V, Ru, Ge, Sn, and F, the electron carrier mobility is increased while maintaining the electron carrier density because it acts on the skeleton of the atomic bond and reduces the tail level. Is done.

これらの一連の不純物は、0.1〜3atomic%程度、あるいは0.01〜1atomic%、の範囲で使用するのが好適である。  These series of impurities are preferably used in the range of about 0.1 to 3 atomic%, or 0.01 to 1 atomic%.

Atomic%とは、酸化物中において含まれる各構成元素の原子数の割合である。なお、酸素量を計測し難い場合は、前述の範囲は、酸素を除いた、各構成元素の原子数の割合であるとすることもできる。  Atomic% is the ratio of the number of atoms of each constituent element contained in the oxide. In addition, when it is difficult to measure the amount of oxygen, the above-described range may be the ratio of the number of atoms of each constituent element excluding oxygen.

上記不純物の導入方法としては、所望の不純物を使用するターゲットに含有させるのが最も一般的であるが、Fの場合には、酸素とともにSF6、SiF4、ClF3等のガスを雰囲気に含ませて膜に導入する事ができる。不純物が金属元素の場合は、透明アモルファス酸化物膜を形成後、当該金属のイオンを含む溶液やペーストに接触させて導入する事ができる。As a method for introducing the impurity, it is most common to include a target in a target using a desired impurity. In the case of F, a gas such as SF6 , SiF4 , or ClF3 is contained in the atmosphere together with oxygen. It can be introduced into the membrane. When the impurity is a metal element, the transparent amorphous oxide film can be formed and then brought into contact with a solution or paste containing metal ions.

図5に示す典型的なTFTの素子構造において、特に高い移動度が求められるのはゲート絶縁膜3に接触する部分である。そこで、本発明の不純物の濃度は、特にゲート絶縁膜3との界面で高めると効果的である。この様な構成は、チャネル層を形成する際に、雰囲気に導入するSF6、SiF4、ClF3等のガスを過少なレベルからスタートし、次第に増加させる方法で実現できる。In the typical TFT device structure shown in FIG. 5, a portion that is particularly in contact with the gate insulating film 3 is required to have high mobility. Therefore, it is effective to increase the impurity concentration of the present invention particularly at the interface with the gate insulating film 3. Such a configuration can be realized by a method of starting a gas such as SF6 , SiF4 , and ClF3 introduced into the atmosphere when the channel layer is formed from a low level and gradually increasing the gas.

なお本発明においては、前提として、酸素量(酸素欠損量)を制御して原子の結合を適切な構造に出来ていることが重要である。  In the present invention, as a premise, it is important to control the amount of oxygen (the amount of oxygen vacancies) so that atomic bonds have an appropriate structure.

上記記載においては、透明酸化物膜の酸素量の制御を、成膜時に酸素を所定濃度含む雰囲気中で行うことで制御しているが、成膜後、当該酸化物膜を酸素を含む雰囲気中で後処理して酸素欠損量を制御(低減あるいは増加)することも好ましいものである。  In the above description, the oxygen amount of the transparent oxide film is controlled by performing it in an atmosphere containing oxygen at a predetermined concentration during film formation. However, after the film formation, the oxide film is placed in an atmosphere containing oxygen. It is also preferable to control (reduce or increase) the amount of oxygen deficiency by post-treatment.

効果的に酸素欠損量を制御するには、酸素を含む雰囲気中の温度を0℃以上300℃以下、好ましくは、25℃以上、250℃以下、更に好ましくは100℃以上200℃以下で行うのがよい。  In order to effectively control the oxygen deficiency, the temperature in the atmosphere containing oxygen is 0 ° C. or higher and 300 ° C. or lower, preferably 25 ° C. or higher and 250 ° C. or lower, more preferably 100 ° C. or higher and 200 ° C. or lower. Is good.

勿論、成膜時にも酸素を含む雰囲気中で行い、且つ成膜後の後処理でも酸素を含む雰囲気中で後処理してもよい。また、所定の電子キャリア濃度(1018/cm未満)を得られるのであれば、成膜時には、酸素分圧制御は行わないで、成膜後の後処理を酸素を含む雰囲気中で行ってもよい。Needless to say, the film formation may be performed in an atmosphere containing oxygen, and the post-treatment after the film formation may be performed in the atmosphere containing oxygen. If a predetermined electron carrier concentration (less than 1018 / cm3 ) can be obtained, oxygen partial pressure control is not performed during film formation, and post-treatment after film formation is performed in an atmosphere containing oxygen. Also good.

なお、本発明における電子キャリア濃度の下限としては、得られる酸化物膜をどのような素子や回路あるいは装置に用いるかにもよるが、例えば1014/cm以上である。Note that the lower limit of the electron carrier concentration in the present invention is, for example, 1014 / cm3 or more, although it depends on what kind of element, circuit or device the oxide film obtained is used for.

以下は、前述の第1から第3の実施形態に適用できる非晶質酸化物について詳述する。以下に示す非晶質酸化物、あるいはその製造方法に、第1の実施形態に係る発明では、製造条件として例えば光照射という条件を付加する。第2の実施形態では、膜組成が変化するよう、実施例に記載したような工夫をする。第3の実施形態に係る発明では、下記に示す製造条件に更に、不純物添加用のガスやターゲット材を用いたり、下記で示される非晶質酸化物に事後的に不純物を所定の方法で添加することになる。
(非晶質酸化物)
本発明に係る非晶質酸化物の電子キャリア濃度は、室温で測定する場合の値である。室温とは、例えば25℃であり、具体的には0℃から40℃程度の範囲から適宜選択されるある温度である。なお、本発明に係るアモルファス酸化物の電子キャリア濃度は、0℃から40℃の範囲全てにおいて、1018/cm未満を充足する必要はない。例えば、25℃において、キャリア電子密度1018/cm未満が実現されていればよい。また、電子キャリア濃度を更に下げ、1017/cm以下、より好ましくは1016/cm以下にするとノーマリオフのTFTが歩留まり良く得られる。
Hereinafter, the amorphous oxide applicable to the first to third embodiments will be described in detail. In the invention according to the first embodiment, a condition of light irradiation, for example, is added to the amorphous oxide shown below or the manufacturing method thereof. In the second embodiment, the device as described in the examples is devised so that the film composition changes. In the invention according to the third embodiment, in addition to the manufacturing conditions shown below, an impurity addition gas or target material is used, or impurities are added to the amorphous oxide shown below by a predetermined method. Will do.
(Amorphous oxide)
The electron carrier concentration of the amorphous oxide according to the present invention is a value when measured at room temperature. The room temperature is, for example, 25 ° C., specifically, a certain temperature appropriately selected from the range of about 0 ° C. to 40 ° C. Note that the electron carrier concentration of the amorphous oxide according to the present invention does not need to satisfy less than 1018 / cm3 in the entire range of 0 ° C. to 40 ° C. For example, a carrier electron density of less than 1018 / cm3 may be realized at 25 ° C. Further, when the electron carrier concentration is further reduced to 1017 / cm3 or less, more preferably 1016 / cm3 or less, a normally-off TFT can be obtained with a high yield.

なお、1018/cm未満とは、好ましくは1×1018/cm未満であり、より好適には、1.0×1018/cm未満である。The term “less than 1018 / cm3” is preferably less than 1 × 1018 / cm3 , and more preferably less than 1.0 × 1018 / cm3 .

電子キャリア濃度の測定は、ホール効果測定により求めることが出来る。  The electron carrier concentration can be measured by Hall effect measurement.

なお、本発明において、アモルファス酸化物とは、X線回折スペクトルにおいて、ハローパターンが観測され、特定の回折線を示さない酸化物をいう。  In the present invention, an amorphous oxide refers to an oxide that exhibits a halo pattern in an X-ray diffraction spectrum and does not exhibit a specific diffraction line.

本発明のアモルファス酸化物における、電子キャリア濃度の下限値は、TFTのチャネル層として適用できれば特に限定されるものではない。下限値は、例えば、1012/cmである。The lower limit of the electron carrier concentration in the amorphous oxide of the present invention is not particularly limited as long as it can be applied as a TFT channel layer. The lower limit is, for example, 1012 / cm3 .

従って、本発明においては、後述する各実施例のようにアモルファス酸化物の材料、組成比、製造条件などを制御して、例えば、電子キャリア濃度を、1012/cm以上1018/cm未満とする。より好ましくは1013/cm以上1017/cm以下、更には1015/cm以上1016/cm以下の範囲にすることが好ましいものである。Therefore, in the present invention, the material, composition ratio, production conditions, etc. of the amorphous oxide are controlled as in the examples described later, for example, the electron carrier concentration is 1012 / cm3 or more and 1018 / cm3. Less than. More preferably, it is in the range of 1013 / cm3 or more and 1017 / cm3 or less, and more preferably 1015 / cm3 or more and 1016 / cm3 or less.

前記非晶質酸化物としては、InZnGa酸化物のほかにも、In酸化物、InZn1−x酸化物(0.2≦x≦1)、InSn1−x酸化物(0.8≦x≦1)、あるいはIn(Zn、Sn)1−x酸化物(0.15≦x≦1)から適宜選択できる。As the amorphous oxide, in addition to InZnGa oxide, In oxide, Inx Zn1-x oxide (0.2 ≦ x ≦ 1), Inx Sn1-x oxide (0.8 ≦ x ≦ 1) or Inx (Zn, Sn)1-x oxide (0.15 ≦ x ≦ 1).

なお、In(Zn、Sn)1−x酸化物は、In(ZnSn1−y1−x酸化物と記載することができ、yの範囲は1から0である。Note that an Inx (Zn, Sn)1-x oxide can be described as an Inx (Zny Sn1-y )1-x oxide, and the range of y is 1 to 0.

なお、ZnとSnを含まないIn酸化物の場合は、Inの一部をGaに置換することもできる。即ち、InGa1−x酸化物(0≦x≦1)の場合である。Note that in the case of an In oxide containing no Zn and Sn, part of In can be substituted with Ga. That is, it is the case of Inx Ga1-x oxide (0 ≦ x ≦ 1).

以下に、本発明者らが作製することに成功した電子キャリア濃度が1018/cm未満の非晶質酸化物について詳述する。Hereinafter, an amorphous oxide having an electron carrier concentration of less than 1018 / cm3 successfully produced by the present inventors will be described in detail.

上記酸化物とは、In-Ga-Zn-Oを含み構成され、結晶状態における組成がInGaO3(ZnO)m (mは6未満の自然数)で表され、電子キャリア濃度が1018/cm未満であることを特徴とする。The oxide includes In—Ga—Zn—O, the composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6), and the electron carrier concentration is 1018 / cm3. It is characterized by being less than.

また上記酸化物は、In-Ga-Zn-Mg-Oを含み構成され、結晶状態の組成がInGaO3(Zn1-xMgxO)m(mは6未満の自然数、0<x≦1)で表され、電子キャリア濃度が1018/cm未満であることを特徴とする。The oxide includes In—Ga—Zn—Mg—O, and the composition of the crystalline state is InGaO3 (Zn1−x Mg× O)m (m is a natural number less than 6, 0 <x ≦ 1 The electron carrier concentration is less than 1018 / cm3 .

なお、これらの酸化物で構成される膜において、電子移動度が1cm/(V・秒)超になるように設計することも好ましい。Note that it is also preferable to design a film formed using these oxides so that the electron mobility exceeds 1 cm2 / (V · sec).

上記膜をチャネル層に用いれば、トランジスターオフ時のゲート電流が0.1マイクロアンペヤ未満のノーマリーオフで、オン・オフ比が10超のトランジスタ特性を実現できる。そして、可視光に対して、透明あるいは透光性を有し、フレキシブルなTFTが実現される。When the above film is used for a channel layer, transistor characteristics with a normally-off gate current of less than 0.1 microampere and an on / off ratio of more than 103 can be realized. In addition, a flexible TFT having transparency or translucency with respect to visible light is realized.

なお、上記膜は、伝導電子数の増加と共に、電子移動度が大きくなることを特徴とする。透明膜を形成する基板としては、ガラス基板、樹脂製プラスチック基板又はプラスチックフィルムなどを用いることができる。  The film is characterized in that the electron mobility increases as the number of conduction electrons increases. As the substrate on which the transparent film is formed, a glass substrate, a resin plastic substrate, a plastic film, or the like can be used.

上記非晶質酸化物膜をチャネル層に利用する際には、Al、Y、又はHfOの1種、又はそれらの化合物を少なくとも二種以上含む混晶化合物をゲート絶縁膜に利用できる。When the amorphous oxide film is used as a channel layer, a gate insulating layer of a mixed crystal compound containing at least one of Al2 O3 , Y2 O3 , or HfO2 or a compound thereof is used. Available for membranes.

また、非晶質酸化物中に、電気抵抗を高めるための不純物イオンを意図的に添加せず、酸素ガスを含む雰囲気中で、成膜することも好ましい形態である。  In addition, it is also preferable to form a film in an atmosphere containing oxygen gas without intentionally adding impurity ions for increasing electric resistance to the amorphous oxide.

本発明者らは、この半絶縁性酸化物アモルファス薄膜は、伝導電子数の増加と共に、電子移動度が大きくなるという特異な特性を見出した。そして、その膜を用いてTFTを作成し、オン・オフ比、ピンチオフ状態での飽和電流、スイッチ速度などのトランジスタ特性が更に向上することを見出した。即ち、非晶質酸化物を利用して、ノーマリーオフ型のTFTを実現できることを見出した。  The present inventors have found that the semi-insulating oxide amorphous thin film has a unique characteristic that the electron mobility increases as the number of conduction electrons increases. Then, a TFT was formed using the film, and it was found that transistor characteristics such as an on / off ratio, a saturation current in a pinch-off state, and a switch speed were further improved. That is, it has been found that a normally-off type TFT can be realized by using an amorphous oxide.

非晶質酸化物薄膜を膜トランジスタのチャネル層として用いると、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超にすることができる。When an amorphous oxide thin film is used as the channel layer of the film transistor, the electron mobility can exceed 1 cm2 / (V · sec), preferably 5 cm2 / (V · sec).

電子キャリア濃度が、1018/cm未満、好ましくは、1016/cm未満のときは、オフ時(ゲート電圧無印加時)のドレイン・ソース端子間の電流を、10マイクロアンペヤ未満、好ましくは0.1マイクロアンペア未満にすることができる。When the electron carrier concentration is less than 1018 / cm3 , preferably less than 1016 / cm3 , the current between the drain and source terminals when off (when no gate voltage is applied) is less than 10 microamperes, Preferably it can be less than 0.1 microamperes.

また、該膜を用いれば、電子移動度が1cm/(V・秒)超、好ましくは5cm/(V・秒)超の時は、ピンチオフ後の飽和電流を10マイクロアンペア超にでき、オン・オフ比を10超とすることができる。When the film is used, when the electron mobility is more than 1 cm2 / (V · sec), preferably more than 5 cm2 / (V · sec), the saturation current after pinch-off can be more than 10 microamperes, The on / off ratio can be greater than 103 .

TFTでは、ピンチオフ状態では、ゲート端子に高電圧が印加され、チャネル中には高密度の電子が存在している。  In the TFT, in a pinch-off state, a high voltage is applied to the gate terminal, and high-density electrons exist in the channel.

したがって、本発明によれば、電子移動度が増加した分だけ、より飽和電流値を大きくすることができる。この結果、オン・オフ比の増大、飽和電流の増大、スイッチング速度の増大など、トランジスタ特性の向上が期待できる。  Therefore, according to the present invention, the saturation current value can be further increased by the amount of increase in electron mobility. As a result, improvements in transistor characteristics such as an increase in on / off ratio, an increase in saturation current, and an increase in switching speed can be expected.

なお、通常の化合物中では、電子数が増大すると、電子間の衝突により、電子移動度は減少する。  In a normal compound, when the number of electrons increases, electron mobility decreases due to collisions between electrons.

なお、上記TFTの構造としては、半導体チャネル層の上にゲート絶縁膜とゲート端子を順に形成するスタガ(トップゲート)構造や、ゲート端子の上にゲート絶縁膜と半導体チャネル層を順に形成する逆スタガ(ボトムゲート)構造を用いることができる。  The TFT structure includes a stagger (top gate) structure in which a gate insulating film and a gate terminal are sequentially formed on a semiconductor channel layer, or a reverse structure in which a gate insulating film and a semiconductor channel layer are sequentially formed on a gate terminal. A staggered (bottom gate) structure can be used.

(第1の成膜法:PLD法)
結晶状態における組成がInGaO3(ZnO)m(mは6未満の自然数)で表される非晶質酸化物薄膜は、mの値が6未満の場合は、800℃以上の高温まで、非晶質状態が安定に保たれるが、mの値が大きくなるにつれ、結晶化しやすくなる。すなわち、InGaO3に対するZnOの比が増大して、ZnO組成に近づくにつれ、結晶化しやすくなる。
(First film formation method: PLD method)
An amorphous oxide thin film whose composition in the crystalline state is represented by InGaO3 (ZnO)m (m is a natural number less than 6) is amorphous up to a high temperature of 800 ° C. or higher when the value of m is less than 6. Although the quality state is kept stable, it becomes easier to crystallize as the value of m increases. That is, as the ratio of ZnO to InGaO3 increases and approaches the ZnO composition, it becomes easier to crystallize.

したがって、非晶質TFTのチャネル層としては、mの値が6未満であることが好ましい。  Therefore, the value of m is preferably less than 6 for the channel layer of the amorphous TFT.

成膜方法は、InGaO3(ZnO)m組成を有する多結晶焼結体をターゲットとして、気相成膜法を用いるのが良い。気相成膜法の中でも、スパッタ法、パルスレーザー蒸着法が適している。さらに、量産性の観点から、スパッタ法が最も適している。As a film forming method, a vapor phase film forming method is preferably used with a polycrystalline sintered body having an InGaO3 (ZnO)m composition as a target. Of the vapor deposition methods, sputtering and pulsed laser deposition are suitable. Furthermore, the sputtering method is most suitable from the viewpoint of mass productivity.

しかしながら、通常の条件で該非晶質膜を作成すると、主として酸素欠損が生じ、これまで、電子キャリア濃度を1018/cm未満、電気伝導度にして、10S/cm以下にすることができなかった。そうした膜を用いた場合、ノーマリーオフのトランジスタを構成することができない。However, when the amorphous film is formed under normal conditions, oxygen vacancies mainly occur, and until now, the electron carrier concentration has been less than 1018 / cm3 and the electric conductivity has not been reduced to 10 S / cm or less. It was. When such a film is used, a normally-off transistor cannot be formed.

本発明者らは、図7で示される装置により、パルスレーザー蒸着法で作製したIn-Ga-Zn-Oを作製した。  The present inventors produced In—Ga—Zn—O produced by a pulse laser deposition method using the apparatus shown in FIG.

図7に示すようなPLD成膜装置を用いて、成膜を行った。  Film formation was performed using a PLD film formation apparatus as shown in FIG.

同図において、701はRP(ロータリーポンプ)、702はTMP(ターボ分子ポンプ)、703は準備室、704はRHEED用電子銃、705は基板を回転、上下移動するための基板保持手段、706はレーザー入射窓である。また、707は基板、708はターゲット、709はラジカル源、710はガス導入口、711はターゲットを回転、上下移動するためのターゲット保持手段である。また、712はバイパスライン、713はメインライン、714はTMP(ターボ分子ポンプ)、715はRP(ロータリーポンプ)、716はチタンゲッターポンプ、717はシャッターである。また、図中718はIG(イオン真空計)、719はPG(ピラニ真空計)、720はBG(バラトロン真空計)、721は成長室(チャンバー)である。  In the figure, 701 is RP (rotary pump), 702 is TMP (turbo molecular pump), 703 is a preparation chamber, 704 is an electron gun for RHEED, 705 is a substrate holding means for rotating and moving the substrate up and down, and 706 is This is a laser incident window. 707 is a substrate, 708 is a target, 709 is a radical source, 710 is a gas inlet, and 711 is a target holding means for rotating and moving the target up and down. Reference numeral 712 denotes a bypass line, 713 denotes a main line, 714 denotes a TMP (turbo molecular pump), 715 denotes an RP (rotary pump), 716 denotes a titanium getter pump, and 717 denotes a shutter. In the figure, 718 is an IG (ion vacuum gauge), 719 is a PG (Pirani vacuum gauge), 720 is a BG (Baratron vacuum gauge), and 721 is a growth chamber (chamber).

KrFエキシマレーザーを用いたパルスレーザー蒸着法により、SiO2ガラス基板(コーニング社製1737)上にIn-Ga-Zn-O系アモルファス酸化物半導体薄膜を堆積させた。堆積前の処理として、基板の超音波による脱脂洗浄を、アセトン, エタノール, 超純水を用いて、各5分間行った後、空気中100℃で乾燥させた。An In-Ga-Zn-O amorphous oxide semiconductor thin film was deposited on a SiO2 glass substrate (Corning 1737) by pulsed laser deposition using a KrF excimer laser. As a pre-deposition treatment, the substrate was degreased and cleaned with ultrasonic waves for 5 minutes each using acetone, ethanol, and ultrapure water, and then dried at 100 ° C. in air.

前記多結晶ターゲットには、InGaO3(ZnO)焼結体ターゲット(サイズ 20mmΦ5mmt)を用いた。これは、出発原料として、In2O3:Ga2O3:ZnO(各4N試薬)を湿式混合した後(溶媒:エタノール)、仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て得られるものである。こうして作製したターゲットの電気伝導度は、90 (S/cm)であった。As the polycrystalline target, an InGaO3 (ZnO)4 sintered body target (size 20 mmΦ5 mmt) was used. This is because, as a starting material, In2 O3 : Ga2 O3 : ZnO (each 4N reagent) is wet-mixed (solvent: ethanol), calcined (1000 ° C .: 2 h), dry pulverized, main sintered ( 1550 ° C: 2 hours). The electric conductivity of the target thus prepared was 90 (S / cm).

成長室の到達真空を2×10-6 (Pa)にして、成長中の酸素分圧を6.5 (Pa)に制御して成膜を行った。The film was formed while the ultimate vacuum in the growth chamber was 2 × 10−6 (Pa) and the oxygen partial pressure during growth was controlled to 6.5 (Pa).

チャンバー721内酸素分圧は6.5Pa、基板温度は25℃である。  The partial pressure of oxygen in the chamber 721 is 6.5 Pa, and the substrate temperature is 25 ° C.

なお、ターゲット708と被成膜基板707間の距離は、30 (mm)であり、入射窓716から入射されるKrFエキシマレーザーのパワーは、1.5-3 (mJ/cm/pulse)の範囲である。また、パルス幅は、20 (nsec)、繰り返し周波数は10 (Hz)、そして照射スポット径は、1 × 1 (mm角)とした。The distance between the target 708 and the film formation substrate 707 is 30 (mm), and the power of the KrF excimer laser incident from the incident window 716 is 1.5-3 (mJ / cm2 / pulse). It is a range. The pulse width was 20 (nsec), the repetition frequency was 10 (Hz), and the irradiation spot diameter was 1 × 1 (mm square).

こうして、成膜レート7 (nm/min)で成膜を行った。  Thus, film formation was performed at a film formation rate of 7 (nm / min).

得られた薄膜について、薄膜のすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは認めらなかったことから、作製したIn-Ga-Zn-O系薄膜はアモルファスであるといえる。  The thin film obtained was subjected to grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) of the thin film, and no clear diffraction peak was observed. Thus, the produced In-Ga-Zn-O thin film Can be said to be amorphous.

さらに、X線反射率測定を行い、パターンの解析を行った結果、薄膜の平均二乗粗さ(Rrms)は約0.5 nmであり、膜厚は約120 nmであることが分かった。蛍光X線(XRF)分析の結果、薄膜の金属組成比はIn : Ga : Zn = 0.98 : 1.02 : 4であった。  Furthermore, as a result of measuring the X-ray reflectivity and analyzing the pattern, it was found that the mean square roughness (Rrms) of the thin film was about 0.5 nm and the film thickness was about 120 nm. As a result of X-ray fluorescence (XRF) analysis, the metal composition ratio of the thin film was In: Ga: Zn = 0.98: 1.02: 4.

電気伝導度は、約10-2 S/cm未満であった。電子キャリア濃度は約1016/cm3以下、電子移動度は約5cm2/(V・秒)と推定される。The electrical conductivity was less than about10-2 S / cm. The electron carrier concentration is estimated to be about 1016 / cm3 or less, and the electron mobility is estimated to be about 5 cm2 / (V · sec).

光吸収スペクトルの解析から、作製したアモルファス薄膜の禁制帯エネルギー幅は、約3 eVと求まった。以上のことから、作製したIn-Ga-Zn-O系薄膜は、結晶のInGaO3(ZnO)の組成に近いアモルファス相を呈しており、酸素欠損が少なく、電気伝導度が小さな透明な平坦薄膜であることが分かった。From the analysis of the light absorption spectrum, the energy band gap of the fabricated amorphous thin film was found to be about 3 eV. From the above, the fabricated In-Ga-Zn-O-based thin film exhibits an amorphous phase close to the composition of crystalline InGaO3 (ZnO)4 , has a small oxygen deficiency, and has a low electrical conductivity and is a transparent flat surface. It turned out to be a thin film.

具体的に図1を用いて説明する。同図は、In-Ga-Zn-Oから構成され、結晶状態を仮定した時の組成がInGaO3(ZnO)m(mは6未満の数)で表される透明アモルファス酸化物薄膜を本実施例と同じ条件下で作成する場合の特性図である。この特性図は、酸素分圧を変化させた場合に、成膜された酸化物の電子キャリア濃度の変化を示したものである。This will be specifically described with reference to FIG. This figure shows a transparent amorphous oxide thin film composed of In-Ga-Zn-O and having a composition expressed by InGaO3 (ZnO)m (m is a number less than 6) assuming a crystalline state. It is a characteristic view in the case of creating under the same conditions as the example. This characteristic diagram shows the change in the electron carrier concentration of the deposited oxide when the oxygen partial pressure is changed.

本実施例と同じ条件下で酸素分圧を4.5Pa超の高い雰囲気中で、成膜することにより、図1に示すように、電子キャリア濃度を1018/cm未満に低下させることができた。この場合、基板の温度は意図的に加温しない状態で、ほぼ室温に維持されている。フレキシブルなプラスチックフィルムを基板として使用するには、基板温度は100℃未満に保つことが好ましい。By forming a film in an atmosphere where the oxygen partial pressure is higher than 4.5 Pa under the same conditions as in this example, the electron carrier concentration can be reduced to less than 1018 / cm3 as shown in FIG. did it. In this case, the temperature of the substrate is maintained at substantially room temperature without intentionally heating. In order to use a flexible plastic film as a substrate, the substrate temperature is preferably kept below 100 ° C.

酸素分圧をさらに大きくすると、電子キャリア濃度をさらに低下させることができる。例えば、図1に示す様に、基板温度25℃、酸素分圧5Paで成膜したInGaO3(ZnO)薄膜では、さらに、電子キャリア数を1016/cmに低下させることができた。If the oxygen partial pressure is further increased, the electron carrier concentration can be further reduced. For example, as shown in FIG. 1, in the InGaO3 (ZnO)4 thin film formed at a substrate temperature of 25 ° C. and an oxygen partial pressure of 5 Pa, the number of electron carriers could be further reduced to 1016 / cm3 .

得られた薄膜は、図2に示す様に、電子移動度が1cm/(V・秒)超であった。しかし、本実施例のパルスレーザー蒸着法では、酸素分圧を6.5Pa以上にすると、堆積した膜の表面が凸凹となり、TFTのチャネル層として用いることが困難となる。The obtained thin film had an electron mobility of more than 1 cm2 / (V · sec) as shown in FIG. However, in the pulse laser vapor deposition method of the present embodiment, when the oxygen partial pressure is set to 6.5 Pa or more, the surface of the deposited film becomes uneven, making it difficult to use it as a TFT channel layer.

従って、酸素分圧4.5Pa超、望ましくは5Pa超、6.5Pa未満の雰囲気で、パルスレーザー蒸着法で、結晶状態における組成InGaO3(ZnO)m(mは6未満の数)で表される透明アモルファス酸化物薄膜を作製する。この透明アモルファス酸化物薄膜を用いれば、ノーマリーオフのトランジスタを構成することができる。Therefore, it is expressed by the composition InGaO3 (ZnO)m (m is a number of less than 6) in a crystalline state by pulse laser deposition in an atmosphere having an oxygen partial pressure of more than 4.5 Pa, desirably more than 5 Pa and less than 6.5 Pa. A transparent amorphous oxide thin film is prepared. If this transparent amorphous oxide thin film is used, a normally-off transistor can be formed.

また、該薄膜の電子移動度は、1cm/V・秒超が得られ、オン・オフ比を10超に大きくすることができた。Further, the electron mobility of the thin film was obtained to exceed 1 cm2 / V · second, and the on / off ratio could be increased to more than 103 .

以上、説明したように、本実施例に示した条件下でPLD法によりInGaZn酸化物の成膜を行う場合は、酸素分圧を4.5Pa以上6.5Pa未満になるように制御することが望ましい。  As described above, when an InGaZn oxide film is formed by the PLD method under the conditions shown in this embodiment, the oxygen partial pressure can be controlled to be 4.5 Pa or more and less than 6.5 Pa. desirable.

なお、電子キャリア濃度を1018/cm未満を実現するためには、酸素分圧の条件、成膜装置の構成や、成膜する材料や組成などに依存する。Note that, in order to realize the electron carrier concentration of less than 1018 / cm3 , the electron carrier concentration depends on the oxygen partial pressure conditions, the configuration of the film formation apparatus, the material and composition of the film formation, and the like.

次に、上記装置における酸素分圧6.5Paの条件で、アモルファス酸化物を作製し、図5に示すトップゲート型MISFET素子を作製した。具体的には、まず、ガラス基板(1)上に上記のアモルファスIn-Ga-Zn-O薄膜の作製法により、チャンネル層(2)として用いる厚さ120nmの半絶縁性アモルファスInGaO3(ZnO)膜を形成した。Next, an amorphous oxide was produced under the condition of an oxygen partial pressure of 6.5 Pa in the above apparatus, and a top gate type MISFET element shown in FIG. 5 was produced. Specifically, first, a semi-insulating amorphous InGaO3 (ZnO) having a thickness of 120 nm used as a channel layer (2) is formed on the glass substrate (1) by the above-described method for producing an amorphous In—Ga—Zn—O thin film.Four films were formed.

さらにその上に、チャンバー内酸素分圧を1Pa未満にして、パルスレーザー堆積法により電気伝導度の大きなInGaO3(ZnO)及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜し(厚み:90nm、比誘電率:約15、リーク電流密度:0.5 MV/cm印加時に10-3 A/cm2)、その上に金を成膜した。そして、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。Further, an InGaO3 (ZnO)4 film and a gold film having a large electric conductivity were stacked in a thickness of 30 nm by a pulse laser deposition method with an oxygen partial pressure in the chamber of less than 1 Pa. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method. Finally, a Y2 O3 film used as the gate insulating film (3) is formed by electron beam evaporation (thickness: 90 nm, relative dielectric constant: about 15, leakage current density: 10-3 A when 0.5 MV / cm is applied) / cm2 ), and a gold film was formed thereon. And the gate terminal (4) was formed by the photolithographic method and the lift-off method.

MISFET素子の特性評価
図6に、室温下で測定したMISFET素子の電流−電圧特性を示す。ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことからチャネルがn型半導体であることが分かる。これは、アモルファスIn-Ga-Zn-O系半導体がn型であるという事実と矛盾しない。IDSはVDS= 6 V程度で飽和(ピンチオフ)する典型的な半導体トランジスタの挙動を示した。利得特性を調べたところ、VDS = 4 V印加時におけるゲート電圧VGSの閾値は約-0.5 Vであった。また、VG=10 V時には、IDS=1.0 × 10-5Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-Ga-Zn-O系アモルファス半導体薄膜内にキャリアを誘起できたことに対応する。
FIG. 6 shows the current-voltage characteristics of the MISFET element measured at room temperature. As the drain voltage VDS increases, the drain current IDS increases, which indicates that the channel is an n-type semiconductor. This is consistent with the fact that amorphous In-Ga-Zn-O based semiconductors are n-type. IDS shows the behavior of a typical semiconductor transistor that saturates (pinch off) at about VDS = 6 V. When the gain characteristic was examined, the threshold value of the gate voltage VGS when VDS = 4 V was applied was about −0.5 V. When VG = 10 V, a current of IDS = 1.0 × 10−5 A flowed. This corresponds to the fact that carriers can be induced in the In-Ga-Zn-O amorphous semiconductor thin film of the insulator by the gate bias.

トランジスタのオン・オフ比は、10超であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約7cm2(Vs)-1の電界効果移動度が得られた。作製した素子に可視光を照射して同様の測定を行なったが、トランジスタ特性の変化は認められなかった。The on / off ratio of the transistor was more than 103 . When the field effect mobility was calculated from the output characteristics, a field effect mobility of about 7 cm2 (Vs)−1 was obtained in the saturation region. A similar measurement was performed by irradiating the fabricated device with visible light, but no change in transistor characteristics was observed.

本実施例によれば、電子キャリア濃度が小さく、したがって、電気抵抗が高く、かつ電子移動度が大きいチャネル層を有する薄膜トランジスタを実現できる。  According to this embodiment, it is possible to realize a thin film transistor having a channel layer having a low electron carrier concentration, a high electrical resistance, and a high electron mobility.

なお、上記したアモルファス酸化物は、電子キャリア濃度の増加と共に、電子移動度が増加し、さらに縮退伝導を示すという優れた特性を備えていた。  The above-described amorphous oxide had excellent characteristics that the electron mobility increased with an increase in the electron carrier concentration and further exhibited degenerate conduction.

本実施例では、ガラス基板上に薄膜トランジスタを作製したが、成膜自体が室温で行えるので、プラスチック板やフィルムなどの基板が使用可能である。  In this embodiment, a thin film transistor is formed on a glass substrate. However, since the film formation itself can be performed at room temperature, a substrate such as a plastic plate or a film can be used.

また、本実施例で得られたアモルファス酸化物は、可視光の光吸収が殆どなく、透明なフレキシブルTFTを実現できる。
(第2の成膜法:スパッタ法(SP法))
雰囲気ガスとしてアルゴンガスを用いた高周波SP法により、成膜する場合について説明する。
Further, the amorphous oxide obtained in this example hardly absorbs visible light and can realize a transparent flexible TFT.
(Second film formation method: sputtering method (SP method))
A case where a film is formed by a high-frequency SP method using argon gas as an atmosphere gas will be described.

SP法は、図8に示す装置を用いて行った。同図において、807は被成膜基板、808はターゲット、805は冷却機構付き基板保持手段、814は、ターボ分子ポンプ、815はロータリーポンプ、817はシャッターである。また、818はイオン真空計、819はピラニ真空計、821は成長室(チャンバー)、830はゲートバルブである。  The SP method was performed using the apparatus shown in FIG. In the figure, reference numeral 807 denotes a film formation substrate, 808 denotes a target, 805 denotes a substrate holding means with a cooling mechanism, 814 denotes a turbo molecular pump, 815 denotes a rotary pump, and 817 denotes a shutter. Reference numeral 818 denotes an ion vacuum gauge, 819 denotes a Pirani vacuum gauge, 821 denotes a growth chamber (chamber), and 830 denotes a gate valve.

被成膜基板807としては、SiO2ガラス基板(コーニング社製1737)を用意した。成膜前処理として、この基板の超音波脱脂洗浄を、アセトン、エタノール、超純水により各5分ずつ行った後、空気中100℃で乾燥させた。As the film formation substrate 807, a SiO2 glass substrate (1737 manufactured by Corning) was prepared. As pre-deposition treatment, the substrate was subjected to ultrasonic degreasing and cleaning with acetone, ethanol, and ultrapure water for 5 minutes each and then dried at 100 ° C. in air.

ターゲット材料としては、InGaO(ZnO)組成を有する多結晶焼結体(サイズ 20mmΦ5mmt)を用いた。As a target material, a polycrystalline sintered body (size 20 mmΦ5 mmt) having an InGaO3 (ZnO)4 composition was used.

この焼結体は、出発原料として、In2O3:Ga2O3:ZnO(各4N試薬)を湿式混合(溶媒:エタノール)し、仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て作製した。このターゲット808の電気伝導度は90 (S/cm)であり、半絶縁体状態であった。In this sintered body, as a starting material, In2 O3 : Ga2 O3 : ZnO (each 4N reagent) is wet-mixed (solvent: ethanol), calcined (1000 ° C .: 2 h), dry pulverized, main-fired It was produced after crystallization (1550 ° C: 2h). The electric conductivity of the target 808 was 90 (S / cm) and was in a semi-insulating state.

成長室821内の到達真空は、1×10-4(Pa)であり、成長中の酸素ガスとアルゴンガスの全圧は、4〜0.1×10−1(Pa)の範囲での一定の値とした。そして、アルゴンガスと酸素との分圧比を変えて、酸素分圧を10−3〜2×10−1(Pa)の範囲で変化させた。The ultimate vacuum in the growth chamber 821 is 1 × 10−4 (Pa), and the total pressure of oxygen gas and argon gas during growth is constant in the range of 4 to 0.1 × 10−1 (Pa). The value of And the partial pressure ratio of argon gas and oxygen was changed, and the oxygen partial pressure was changed in the range of 10 <-3 > -2 * 10 <-1> (Pa).

また、基板温度は、室温とし、ターゲット808と被成膜基板807間の距離は、30 (mm)であった。  The substrate temperature was room temperature, and the distance between the target 808 and the deposition target substrate 807 was 30 (mm).

投入電力は、RF180 Wであり、成膜レートは、10 (nm/min)で行った。  The input power was RF 180 W, and the film formation rate was 10 (nm / min).

得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、作製したIn−Zn−Ga−O系膜はアモルファス膜であることが示された。  With respect to the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, but no clear diffraction peak was detected, and the produced In—Zn—Ga—O-based film was amorphous. It was shown to be a membrane.

さらに、X線反射率測定を行い、パターンの解析を行った結果、薄膜の平均二乗粗さ(Rrms)は約0.5nmであり、膜厚は約120nmであることが分かった。蛍光X線(XRF)分析の結果、薄膜の金属組成比はIn : Ga : Zn = 0.98 : 1.02 : 4であった。  Furthermore, as a result of measuring the X-ray reflectivity and analyzing the pattern, it was found that the mean square roughness (Rrms) of the thin film was about 0.5 nm and the film thickness was about 120 nm. As a result of X-ray fluorescence (XRF) analysis, the metal composition ratio of the thin film was In: Ga: Zn = 0.98: 1.02: 4.

成膜時の雰囲気の酸素分圧を変化させ、得られたアモルファス酸化物膜の電気伝導度を測定した。その結果を図3に示す。  The oxygen partial pressure of the atmosphere during film formation was changed, and the electrical conductivity of the obtained amorphous oxide film was measured. The result is shown in FIG.

図3に示すように、酸素分圧を3×10-2Pa超の高い雰囲気中で、成膜することにより、電気伝導度を10S/cm未満に低下させることができた。As shown in FIG. 3, the electrical conductivity could be reduced to less than 10 S / cm by forming a film in an atmosphere having a high oxygen partial pressure exceeding 3 × 10−2 Pa.

酸素分圧をさらに大きくすることにより、電子キャリア数を低下させることができた。  By further increasing the oxygen partial pressure, the number of electron carriers could be reduced.

例えば、図3に示す様に、基板温度25℃、酸素分圧10-1Paで成膜したInGaO3(ZnO)薄膜では、さらに、電気伝導度を約10-10S/cmに低下させることができた。また、酸素分圧10-1Pa超で成膜したInGaO3(ZnO)薄膜は、電気抵抗が高すぎて電気伝導度は測定できなかった。この場合、電子移動度は測定できなかったが、電子キャリア濃度が大きな膜での値から外挿して、電子移動度は、約1cm/V・秒と推定された。For example, as shown in FIG. 3, in an InGaO3 (ZnO)4 thin film formed at a substrate temperature of 25 ° C. and an oxygen partial pressure of 10−1 Pa, the electrical conductivity is further reduced to about 10−10 S / cm. I was able to. In addition, the InGaO3 (ZnO)4 thin film formed at an oxygen partial pressure exceeding 10−1 Pa had an electrical resistance that was too high to measure the electrical conductivity. In this case, although the electron mobility could not be measured, the electron mobility was estimated to be about 1 cm2 / V · second by extrapolating from the value in the film having a high electron carrier concentration.

すなわち、酸素分圧3×10-2Pa超、望ましくは5×10-1Pa超のアルゴンガス雰囲気で、スパッタ蒸着法で作製したIn-Ga-Zn-Oから構成され、結晶状態における組成InGaO3(ZnO)m(mは6未満の自然数)で表される透明アモルファス酸化物薄膜を作製した。この透明アモルファス酸化物薄膜を用い、ノーマリーオフで、かつオン・オフ比を10超のトランジスタを構成することができた。That is, it is composed of In—Ga—Zn—O produced by sputter deposition in an argon gas atmosphere with an oxygen partial pressure of over 3 × 10−2 Pa, preferably over 5 × 10−1 Pa, and the composition InGaO in the crystalline state. A transparent amorphous oxide thin film represented by3 (ZnO)m (m is a natural number of less than 6) was prepared. Using this transparent amorphous oxide thin film, a transistor having a normally-off and an on / off ratio exceeding 103 could be constructed.

本実施例で示した装置、材料を用いる場合は、スパッタによる成膜の際の酸素分圧としては、例えば、3×10-2Pa以上、5×10-1Pa以下の範囲である。なお、パルスレーザー蒸着法およびスパッタ法で作成された薄膜では、図2に示す様に、伝導電子数の増加と共に、電子移動度が増加する。In the case of using the apparatus and materials shown in this embodiment, the oxygen partial pressure during film formation by sputtering is, for example, in the range of 3 × 10−2 Pa to 5 × 10−1 Pa. In the thin film formed by the pulse laser deposition method and the sputtering method, as shown in FIG. 2, the electron mobility increases as the number of conduction electrons increases.

上記のとおり、酸素分圧を制御することにより、酸素欠陥を低減でき、その結果、電子キャリア濃度を減少できる。また、アモルファス状態では、多結晶状態とは異なり、本質的に粒子界面が存在しないために、高電子移動度のアモルファス薄膜を得ることができる。  As described above, by controlling the oxygen partial pressure, oxygen defects can be reduced, and as a result, the electron carrier concentration can be reduced. In the amorphous state, unlike the polycrystalline state, there is essentially no particle interface, so that an amorphous thin film with high electron mobility can be obtained.

なお、ガラス基板の代わりに厚さ200μmのポリエチレン・テレフタレート(PET)フィルムを用いた場合にも、得られたInGaO(ZnO)アモルファス酸化物膜は、同様の特性を示した。Even when a polyethylene terephthalate (PET) film having a thickness of 200 μm was used instead of the glass substrate, the obtained InGaO3 (ZnO)4 amorphous oxide film showed similar characteristics.

なお、ターゲットとして、多結晶InGaO3(Zn1-xMgO)m(mは6未満の自然数、0<x≦1)を用いれば、1Pa未満の酸素分圧下でも、高抵抗非晶質InGaO3(Zn1-xMgO)m膜を得ることができる。If polycrystalline InGaO3 (Zn1-x Mgx O)m (m is a natural number less than 6 and 0 <x ≦ 1) is used as a target, a high-resistance amorphous material even under an oxygen partial pressure of less than 1 Pa. An InGaO3 (Zn1-x Mgx O)m film can be obtained.

例えば、Znを80at%のMgで置換したターゲットを使用した場合、酸素分圧0.8Paの雰囲気で、パルスレーザー堆積法で得られた膜の電子キャリア濃度を1016/cm未満とすることができる(電気抵抗値は、約10-2S/cmである。)。For example, when a target in which Zn is replaced with 80 at% Mg is used, the electron carrier concentration of the film obtained by the pulse laser deposition method is less than 1016 / cm3 in an atmosphere with an oxygen partial pressure of 0.8 Pa. (The electric resistance value is about 10−2 S / cm).

こうした膜の電子移動度は、Mg無添加膜に比べて低下するが、その程度は少なく、室温での電子移動度は約5cm/(V・秒)で、アモルファスシリコンに比べて、1桁程度大きな値を示す。同じ条件で成膜した場合、Mg含有量の増加に対して、電気伝導度と電子移動度は、共に低下するので、Mgの含有量は、好ましくは、20%超、85%未満(xにして、0.2<x<0.85)である。The electron mobility of such a film is lower than that of the Mg-free film, but the degree is small, and the electron mobility at room temperature is about 5 cm2 / (V · sec), which is one digit that of amorphous silicon. A large value is shown. When the film is formed under the same conditions, both the electrical conductivity and the electron mobility decrease as the Mg content increases, so the Mg content is preferably more than 20% and less than 85% (x). 0.2 <x <0.85).

上記した非晶質酸化物膜を用いた薄膜トランジスタにおいて、Al,Y、HfO、又はそれらの化合物を少なくとも二つ以上含む混晶化合物をゲート絶縁膜とすることが好ましい。In the thin film transistor using the above-described amorphous oxide film, a gate insulating film is preferably formed using a mixed crystal compound containing at least two of Al2 O3 , Y2 O3 , HfO2 , or a compound thereof.

ゲート絶縁薄膜とチャネル層薄膜との界面に欠陥が存在すると、電子移動度の低下及びトランジスタ特性にヒステリシスが生じる。また、ゲート絶縁膜の種類により、リーク電流が大きく異なる。このために、チャネル層に適合したゲート絶縁膜を選定する必要がある。Al膜を用いれば、リーク電流を低減できる。また、Y膜を用いればヒステリシスを小さくできる。さらに、高誘電率のHfO膜を用いれば、電子移動度を大きくすることができる。また、これらの膜の混晶を用いて、リーク電流、ヒステリシスが小さく、電子移動度の大きなTFTを形成できる。また、ゲート絶縁膜形成プロセス及びチャネル層形成プロセスは、室温で行うことができるので、TFT構造として、スタガ構造及び逆スタガ構造いずれをも形成することができる。If there is a defect at the interface between the gate insulating thin film and the channel layer thin film, the electron mobility is lowered and the transistor characteristics are hysteresis. Further, the leakage current varies greatly depending on the type of the gate insulating film. For this purpose, it is necessary to select a gate insulating film suitable for the channel layer. If an Al2 O3 film is used, leakage current can be reduced. Further, the hysteresis can be reduced by using a Y2 O3 film. Further, if a high dielectric constant HfO2 film is used, the electron mobility can be increased. Further, by using mixed crystals of these films, a TFT with small leakage current and hysteresis and high electron mobility can be formed. In addition, since the gate insulating film formation process and the channel layer formation process can be performed at room temperature, both a staggered structure and an inverted staggered structure can be formed as the TFT structure.

このように形成したTFTは、ゲート端子、ソース端子、及び、ドレイン端子を備えた3端子素子である。またこのTFTは、セラミックス、ガラス、又はプラスチックなどの絶縁基板上に成膜した半導体薄膜を、電子又はホールが移動するチャネル層として用いたものである。さらにこのTFTは、ゲート端子に電圧を印加して、チャンネル層に流れる電流を制御し、ソース端子とドレイン端子間の電流をスイッチングする機能を有するアクテイブ素子である。  The TFT thus formed is a three-terminal element having a gate terminal, a source terminal, and a drain terminal. In this TFT, a semiconductor thin film formed on an insulating substrate such as ceramics, glass, or plastic is used as a channel layer through which electrons or holes move. Further, this TFT is an active element having a function of switching a current between the source terminal and the drain terminal by applying a voltage to the gate terminal to control a current flowing in the channel layer.

なお、酸素欠損量を制御して所望の電子キャリア濃度を達成できていることが本発明においては重要である。  It is important in the present invention that the desired electron carrier concentration can be achieved by controlling the oxygen deficiency.

上記記載においては、非晶質酸化物膜の酸素量(酸素欠損量)の制御を、成膜時に酸素を所定濃度含む雰囲気中で行うことで制御している。しかし、成膜後、当該酸化物膜を酸素を含む雰囲気中で後処理して酸素欠損量を制御(低減あるいは増加)することも好ましいものである。  In the above description, the amount of oxygen (oxygen deficiency) in the amorphous oxide film is controlled by performing it in an atmosphere containing oxygen at a predetermined concentration during film formation. However, it is also preferable to control (reduce or increase) the amount of oxygen vacancies after film formation by post-processing the oxide film in an atmosphere containing oxygen.

効果的に酸素欠損量を制御するには、酸素を含む雰囲気中の温度を0℃以上300℃以下、好ましくは、25℃以上、250℃以下、更に好ましくは100℃以上200℃以下で行うのがよい。  In order to effectively control the oxygen deficiency, the temperature in the atmosphere containing oxygen is 0 ° C. or higher and 300 ° C. or lower, preferably 25 ° C. or higher and 250 ° C. or lower, more preferably 100 ° C. or higher and 200 ° C. or lower. Is good.

勿論、成膜時にも酸素を含む雰囲気中で行い、且つ成膜後の後処理でも酸素を含む雰囲気中で後処理してもよい。また、所定の電子キャリア濃度(1018/cm未満)を得られるのであれば、成膜時には、酸素分圧制御は行わないで、成膜後の後処理を酸素を含む雰囲気中で行ってもよい。Needless to say, the film formation may be performed in an atmosphere containing oxygen, and the post-treatment after the film formation may be performed in the atmosphere containing oxygen. If a predetermined electron carrier concentration (less than 1018 / cm3 ) can be obtained, oxygen partial pressure control is not performed during film formation, and post-treatment after film formation is performed in an atmosphere containing oxygen. Also good.

なお、本発明における電子キャリア濃度の下限としては、得られる酸化物膜をどのような素子や回路あるいは装置に用いるかにもよるが、例えば1014/cm以上である。
(材料系の拡大)
さらに、組成系を拡大して研究を進めた結果、Zn,In及びSnのうち、少なくとも1種類の元素の酸化物からなるアモルファス酸化物で、電子キャリア濃度が小さく、かつ電子移動度が大きいアモルファス酸化物膜を作製できることを見出した。
Note that the lower limit of the electron carrier concentration in the present invention is, for example, 1014 / cm3 or more, although it depends on what kind of element, circuit or device the oxide film obtained is used for.
(Expansion of materials)
Furthermore, as a result of expanding the composition system and researching it, an amorphous oxide composed of an oxide of at least one of Zn, In and Sn, an amorphous material with a low electron carrier concentration and a high electron mobility. It has been found that an oxide film can be produced.

また、このアモルファス酸化物膜は、伝導電子数の増加と共に、電子移動度が大きくなるという特異な特性を有することを見出した。  Further, the present inventors have found that this amorphous oxide film has a unique characteristic that the electron mobility increases as the number of conduction electrons increases.

その膜を用いてTFTを作成し、オン・オフ比、ピンチオフ状態での飽和電流、スイッチ速度などのトランジスタ特性に優れたノーマリーオフ型のTFTを作成できる。  A TFT is formed using the film, and a normally-off type TFT excellent in transistor characteristics such as an on / off ratio, a saturation current in a pinch-off state, and a switch speed can be formed.

本発明には、以下(a)から(h)の特徴を有する酸化物を用いることができる。
(a) 室温での電子キャリア濃度が、1018/cm未満のアモルファス酸化物。
(b) 電子キャリア濃度が増加すると共に、電子移動度が増加することを特徴とするアモルファス酸化物。
In the present invention, an oxide having the following characteristics (a) to (h) can be used.
(A) An amorphous oxide having an electron carrier concentration at room temperature of less than 1018 / cm3 .
(B) An amorphous oxide characterized by an increase in electron carrier concentration and an increase in electron mobility.

なおここで、室温とは0℃から40℃程度の温度をいう。アモルファスとは、X線回折スペクトルにおいて、ハローパターンのみが観測され、特定の回折線を示さない化合物をいう。また、ここでの電子移動度は、ホール効果測定で得られる電子移動度をいう。
(c) 室温での電子移動度が、0.1cm/V・秒超であることを特徴とする上記(a)又は(b)に記載されるアモルファス酸化物。
(d) 縮退伝導を示す上記(b)から(c)のいずれかに記載されるアモルファス酸化物である。なお、ここでの縮退伝導とは、電気抵抗の温度依存性における熱活性化エネルギーが、30meV以下の状態をいう。
(e) Zn, In及びSnのうち、少なくとも1種類の元素を構成成分として含む上記(a)から(d)のいずれかに記載されるアモルファス酸化物。
(f) 上記(e)に記載のアモルファス酸化物に、Znより原子番号の小さい2族元素M2(M2は、Mg,Ca)、Inより原子番号の小さい3属元素M3(M3は、B,Al、Ga、Y),Snより小さい原子番号の小さい4属元素M4(M4は、Si,Ge,Zr)、5属元素M5(M5は、V,Nb,Ta)およびLu、Wのうち、少なくとも1種類の元素を含むアモルファス酸化物膜。
(g) 結晶状態における組成がIn1−xM33(Zn1−yM2O)m(0≦x、y≦1、mは0又は6未満の自然数)である化合物単体又はmの異なる化合物の混合体である(a)から(f)のいずれかに記載のアモルファス酸化物膜。M3たとえば、Gaであり、M2は例えば、Mgである。
(h) ガラス基板、金属基板、プラスチック基板又はプラスチックフィルム上に設けた上記(a)から(g)記載のアモルファス酸化物膜。
Here, room temperature refers to a temperature of about 0 ° C. to 40 ° C. Amorphous refers to a compound in which only a halo pattern is observed in an X-ray diffraction spectrum and does not show a specific diffraction line. Moreover, the electron mobility here means the electron mobility obtained by Hall effect measurement.
(C) The amorphous oxide described in the above (a) or (b), wherein the electron mobility at room temperature is more than 0.1 cm2 / V · sec.
(D) The amorphous oxide described in any one of (b) to (c) above showing degenerate conduction. Here, degenerate conduction refers to a state in which the thermal activation energy in the temperature dependence of electrical resistance is 30 meV or less.
(E) The amorphous oxide described in any one of (a) to (d) above, which contains at least one element of Zn, In, and Sn as a constituent component.
(F) To the amorphous oxide described in (e) above, the Group 2 element M2 having an atomic number smaller than Zn (M2 is Mg, Ca), the Group 3 element M3 having an atomic number smaller than In (M3 is B, Among Al, Ga, Y), Sn group 4 element M4 (M4 is Si, Ge, Zr), group 5 element M5 (M5 is V, Nb, Ta) and Lu, W An amorphous oxide film containing at least one element.
(G) the crystal composition in a state thatIn 1-x M3 x O 3 (Zn 1-y M2 y O) m (0 ≦ x, y ≦ 1, m is 0 or less than 6 natural number) is a compound alone or m The amorphous oxide film according to any one of (a) to (f), which is a mixture of different compounds. M3 is, for example, Ga, and M2 is, for example, Mg.
(h) The amorphous oxide film according to the above (a) to (g) provided on a glass substrate, metal substrate, plastic substrate or plastic film.

また、本発明は、(10)上記記載のアモルファス酸化物、又はアモルファス酸化物膜をチャネル層に用いた電界効果型トランジスタである。  The present invention is (10) a field effect transistor using the amorphous oxide or the amorphous oxide film described above as a channel layer.

なお、電子キャリア濃度が1018/cm未満、1015/cm超のアモルファス酸化物膜をチャネル層に用い、ソース端子、ドレイン端子及びゲート絶縁膜を介してゲート端子を配した電界効果型トランジスタを構成する。ソース・ドレイン端子間に5V程度の電圧を印加したとき、ゲート電圧を印加しないときのソース・ドレイン端子間の電流を約10−7アンペヤにすることができる。Note that a field effect type in which an amorphous oxide film having an electron carrier concentration of less than 1018 / cm3 and more than 1015 / cm3 is used for a channel layer, and a gate terminal is arranged via a source terminal, a drain terminal, and a gate insulating film. A transistor is formed. When a voltage of about 5 V is applied between the source and drain terminals, the current between the source and drain terminals when no gate voltage is applied can be about 10−7 ampere.

酸化物結晶の電子移動度は、金属イオンのs軌道の重なりが大きくなるほど、大きくなり、原子番号の大きなZn,In,Snの酸化物結晶は、0.1から200cm/(V・秒)の大きな電子移動度を持つ。The electron mobility of the oxide crystal increases as the s orbital overlap of the metal ions increases, and the oxide crystal of Zn, In, Sn having a large atomic number has a value of 0.1 to 200 cm2 / (V · sec). It has a large electron mobility.

さらに、酸化物では、酸素と金属イオンとがイオン結合している。  Further, in the oxide, oxygen and metal ions are ionically bonded.

そのため、化学結合の方向性がなく、構造がランダムで、結合の方向が不均一なアモルファス状態でも、電子移動度は、結晶状態の電子移動度に比較して、同程度の大きさを有することが可能となる。  Therefore, even in the amorphous state where there is no chemical bond directionality, the structure is random, and the bond direction is non-uniform, the electron mobility should be comparable to the electron mobility in the crystalline state. Is possible.

一方で、Zn,In,Snを原子番号の小さな元素で置換することにより、電子移動度は小さくなる、こうした結果により、本発明のよるアモルファス酸化物の電子移動度は、約0.01cm/(V・秒)から20cm/(V・秒)である。On the other hand, by substituting Zn, In, and Sn with an element having a small atomic number, the electron mobility is reduced. As a result, the electron mobility of the amorphous oxide according to the present invention is about 0.01 cm2 / (V · second) to 20 cm2 / (V · second).

上記酸化物を用いてトランジスタのチャネル層を作製する場合、トランジスタにおいて、Al、Y、HfO、又はそれらの化合物を少なくとも二つ以上含む混晶化合物をゲート絶縁膜とすることが好ましい。In the case where a channel layer of a transistor is formed using the above oxide, in the transistor, a mixed crystal compound containing at least two of Al2 O3 , Y2 O3 , HfO2 , or a compound thereof is used as a gate insulating film. It is preferable.

ゲート絶縁薄膜とチャネル層薄膜との界面に欠陥が存在すると、電子移動度の低下及びトランジスタ特性にヒステリシスが生じる。また、ゲート絶縁膜の種類により、リーク電流が大きく異なる。このために、チャネル層に適合したゲート絶縁膜を選定する必要がある。Al膜を用いれば、リーク電流を低減できる。また、Y膜を用いればヒステリシスを小さくできる。さらに、高誘電率のHfO膜を用いれば、電界効果移動度を大きくすることができる。また、これらの化合物の混晶からなる膜を用いて、リーク電流、ヒステリシスが小さく、電界効果移動度の大きなTFTを形成できる。また、ゲート絶縁膜形成プロセス及びチャネル層形成プロセスは、室温で行うことができるので、TFT構造として、スタガ構造及び逆スタガ構造いずれをも形成することができる。If there is a defect at the interface between the gate insulating thin film and the channel layer thin film, the electron mobility is lowered and the transistor characteristics are hysteresis. Further, the leakage current varies greatly depending on the type of the gate insulating film. For this purpose, it is necessary to select a gate insulating film suitable for the channel layer. If an Al2 O3 film is used, leakage current can be reduced. Further, the hysteresis can be reduced by using a Y2 O3 film. Furthermore, if a high dielectric constant HfO2 film is used, the field effect mobility can be increased. In addition, by using a film made of a mixed crystal of these compounds, a TFT with small leakage current and hysteresis and high field effect mobility can be formed. In addition, since the gate insulating film formation process and the channel layer formation process can be performed at room temperature, both a staggered structure and an inverted staggered structure can be formed as the TFT structure.

In酸化物膜は、気相法により成膜でき、成膜中の雰囲気に水分を、0.1Pa程度添加することにより、アモルファス膜が得られる。The In2 O3 oxide film can be formed by a vapor phase method, and an amorphous film can be obtained by adding about 0.1 Pa of moisture to the atmosphere during film formation.

また、ZnO及びSnOは、アモルファス膜を得ることは難しいが、Inを、ZnOの場合には20原子量%程度、SnOの場合には、90原子量%程度添加することによりアモルファス膜を得ることができる。特に、Sn−In―O系アモルファス膜を得るためには、雰囲気中に窒素ガスを0.1Pa程度導入すればよい。In addition, although it is difficult to obtain an amorphous film of ZnO and SnO2 , an amorphous film can be obtained by adding In2 O3 to about 20 atomic% in the case of ZnO and about 90 atomic% in the case of SnO2. Can be obtained. In particular, in order to obtain a Sn—In—O-based amorphous film, nitrogen gas may be introduced into the atmosphere at about 0.1 Pa.

上記のアモルファス膜に、Znより原子番号の小さい2族元素M2(M2は、Mg,Ca)、Inより原子番号の小さい3属元素M3(M3は、B,Al、Ga、Y),Snより小さい原子番号の小さい4属元素M4(M4は、Si,Ge,Zr)、5属元素M5(M5は、V,Nb,Ta)およびLu、Wのうち、少なくとも1種類の複合酸化物を構成する元素を添加できる。  From the group II element M2 (M2 is Mg, Ca) having an atomic number smaller than Zn and the group 3 element M3 (M3 is B, Al, Ga, Y), Sn having an atomic number smaller than In Consists of at least one complex oxide of group 4 element M4 having a small atomic number (M4 is Si, Ge, Zr), group 5 element M5 (M5 is V, Nb, Ta) and Lu, W Can be added.

それにより、室温での、アモルファス膜をより安定化させることができる。また、アモルファス膜が得られる組成範囲を広げることができる。  Thereby, the amorphous film at room temperature can be further stabilized. Moreover, the composition range in which an amorphous film is obtained can be expanded.

特に、共有結合性の強い、B,Si,Geの添加は、アモルファス相安定化に有効であるし、イオン半径の差の大きいイオンから構成される複合酸化物は、アモルファス相が安定化する。  In particular, the addition of B, Si, and Ge, which has strong covalent bonding, is effective for stabilizing the amorphous phase, and the complex phase composed of ions having a large difference in ionic radius stabilizes the amorphous phase.

たとえば、In−Zn−O系では、Inが約20原子%超の組成範囲でないと、室温で安定なアモルファス膜は得難いが、MgをInと当量添加することにより、Inが約15原子量%超の組成範囲で、安定なアモルファス膜を得ることができる。  For example, in the case of the In—Zn—O system, it is difficult to obtain an amorphous film that is stable at room temperature unless In is in a composition range of more than about 20 atomic%. With this composition range, a stable amorphous film can be obtained.

気相法による成膜において、雰囲気を制御することにより、電子キャリア濃度が、1018/cm未満、1015/cm超のアモルファス酸化膜を得ることができる。In film formation by a vapor phase method, an amorphous oxide film having an electron carrier concentration of less than 1018 / cm3 and more than 1015 / cm3 can be obtained by controlling the atmosphere.

アモルファス酸化物の成膜方法としては、パルスレーザー蒸着法(PLD法)、スパッタ法(SP法)及び電子ビーム蒸着法などの気相法を用いるのがよい。気相法の中でも、材料系の組成を制御しやすい点では、PLD法が、量産性の点からは、SP法が適している。しかし、成膜法は、これらの方法に限られるのものではない。
(PLD法によるIn−Zn−Ga−O系アモルファス酸化膜の成膜)
KrFエキシマレーザーを用いたPLD法により、ガラス基板(コーニング社製1737)上にIn−Zn―Ga―O系アモルファス酸化物膜を堆積させた。このとき、InGaO(ZnO)及びInGaO(ZnO)組成を有する多結晶焼結体をそれぞれターゲットとした。
As a film formation method of the amorphous oxide, it is preferable to use a vapor phase method such as a pulse laser deposition method (PLD method), a sputtering method (SP method), or an electron beam evaporation method. Among the gas phase methods, the PLD method is suitable from the viewpoint of easily controlling the composition of the material system, and the SP method is suitable from the viewpoint of mass productivity. However, the film forming method is not limited to these methods.
(Formation of In-Zn-Ga-O-based amorphous oxide film by PLD method)
An In—Zn—Ga—O amorphous oxide film was deposited on a glass substrate (1737 manufactured by Corning) by a PLD method using a KrF excimer laser. At this time, polycrystalline sintered bodies having InGaO3 (ZnO) and InGaO3 (ZnO)4 compositions were used as targets, respectively.

成膜装置は、既述の図9に記載されている装置を用い、成膜条件は、当該装置を用いた場合と同様とした。  As the film forming apparatus, the apparatus described in FIG. 9 described above was used, and the film forming conditions were the same as in the case of using the apparatus.

基板温度は25℃である。得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、2種類のターゲットから作製したIn−Zn−Ga−O系膜は、いずれもアモルファス膜であることが示された。  The substrate temperature is 25 ° C. With respect to the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, and no clear diffraction peak was detected. In—Zn—Ga— produced from two types of targets All of the O-based films were shown to be amorphous films.

さらに、ガラス基板上のIn−Zn―Ga―O系アモルファス酸化物膜のX線反射率測定を行い、パターンの解析を行った結果、薄膜の平均二乗粗さ(Rrms)は約0.5 nmであり、膜厚は約120 nmであることが分かった。  Furthermore, the X-ray reflectivity measurement of the In—Zn—Ga—O-based amorphous oxide film on the glass substrate was performed and the pattern was analyzed. As a result, the mean square roughness (Rrms) of the thin film was about 0.5 nm. The film thickness was found to be about 120 nm.

蛍光X線(XRF)分析の結果、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとして得られた膜の金属組成比はIn : Ga : Zn = 1.1 : 1.1 : 0.9であった。また、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとして得られた膜の金属組成比は、In : Ga : Zn = 0.98 : 1.02 : 4であった。As a result of X-ray fluorescence (XRF) analysis, the metal composition ratio of a film obtained using a polycrystalline sintered body having an InGaO3 (ZnO) composition as a target was In: Ga: Zn = 1.1: 1.1: 0. .9. The metal composition ratio of the film obtained using the polycrystalline sintered body having the InGaO (ZnO)4 composition as a target was In: Ga: Zn = 0.98: 1.02: 4.

成膜時の雰囲気の酸素分圧を変化させ、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとして得られたアモルファス酸化膜の電子キャリア濃度を測定した。その結果を図1に示す。酸素分圧が4.2Pa超の雰囲気中で成膜することにより、電子キャリア濃度を1018/cm未満に低下させることができた。この場合、基板の温度は意図的に加温しない状態でほぼ室温に維持されている。また、酸素分圧が6.5Pa未満の時は、得られたアモルファス酸化物膜の表面は平坦であった。The oxygen partial pressure of the atmosphere during film formation was changed, and the electron carrier concentration of the amorphous oxide film obtained using a polycrystalline sintered body having an InGaO3 (ZnO)4 composition as a target was measured. The result is shown in FIG. By forming a film in an atmosphere having an oxygen partial pressure of over 4.2 Pa, the electron carrier concentration could be lowered to less than 1018 / cm3 . In this case, the temperature of the substrate is maintained at substantially room temperature without intentionally heating. When the oxygen partial pressure was less than 6.5 Pa, the surface of the obtained amorphous oxide film was flat.

酸素分圧が5Paの時、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとして得られたアモルファス酸化膜の電子キャリア濃度は1016/cm、電気伝導度は、10−2S/cmであった。また、電子移動度は、約5cm/V・秒と推測された。光吸収スペクトルの解析から、作製したアモルファス酸化物膜の禁制帯エネルギー幅は、約3 eVと求まった。When the oxygen partial pressure is 5 Pa, the electron carrier concentration of an amorphous oxide film obtained using a polycrystalline sintered body having an InGaO3 (ZnO)4 composition as a target is 1016 / cm3 , and the electric conductivity is 10−2. S / cm. The electron mobility was estimated to be about 5 cm2 / V · sec. From the analysis of the light absorption spectrum, the band gap energy width of the fabricated amorphous oxide film was found to be about 3 eV.

酸素分圧をさらに大きくすると、電子キャリア濃度をさらに低下させることができた。図1に示す様に、基板温度25℃、酸素分圧6Paで成膜したIn−Zn−Ga−O系アモルファス酸化物膜では、電子キャリア濃度を8×1015/cm(電気伝導:約8×10-3S/cm)に低下させることができた。得られた膜は、電子移動度が1cm/(V・秒)超と推測された。しかし、PLD法では、酸素分圧を6.5Pa以上にすると、堆積した膜の表面が凸凹となり、TFTのチャネル層として用いることが困難となった。Increasing the oxygen partial pressure further reduced the electron carrier concentration. As shown in FIG. 1, an In—Zn—Ga—O-based amorphous oxide film formed at a substrate temperature of 25 ° C. and an oxygen partial pressure of 6 Pa has an electron carrier concentration of 8 × 1015 / cm3 (electric conduction: about 8 × 10−3 S / cm). The obtained film was estimated to have an electron mobility exceeding 1 cm2 / (V · sec). However, in the PLD method, when the oxygen partial pressure is set to 6.5 Pa or more, the surface of the deposited film becomes uneven, making it difficult to use as a TFT channel layer.

InGaO(ZnO)組成を有する多結晶焼結体をターゲットとし、異なる酸素分圧で成膜したIn−Zn−Ga−O系アモルファス酸化物膜に関して、電子キャリア濃度と電子移動度の関係を調べた。その結果を図2に示す。電子キャリア濃度が、1016/cmから1020/cmに増加すると、電子移動度は、約3cm/(V・秒)から約11cm/(V・秒)に増加することが示された。また、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとして得られたアモルファス酸化膜に関しても、同様の傾向が見られた。Regarding the In—Zn—Ga—O amorphous oxide film formed with different oxygen partial pressures, targeting a polycrystalline sintered body having an InGaO3 (ZnO)4 composition, the relationship between the electron carrier concentration and the electron mobility is as follows. Examined. The result is shown in FIG. It is shown that as the electron carrier concentration increases from 1016 / cm3 to 1020 / cm3 , the electron mobility increases from about 3 cm2 / (V · sec) to about 11 cm2 / (V · sec). It was done. Further, with regard InGaO 3(ZnO) amorphous oxide film obtained as a target, a polycrystalline sintered body having a composition, similar trend was observed.

ガラス基板の代わりに厚さ200μmのポリエチレン・テレフタレート(PET)フィルムを用いた場合にも、得られたIn−Zn−Ga−O系アモルファス酸化物膜は、同様の特性を示した。
(PLD法によるIn−Zn−Ga−Mg−O系アモルファス酸化物膜の成膜)
ターゲットとして多結晶InGaO (Zn1-xMgO)(0<x≦1)を用い、PLD法により、ガラス基板上にInGaO(Zn1-xMgO)(0<x≦1)膜を成膜した。成膜装置は、図7に記載の装置を用いた。
Even when a polyethylene terephthalate (PET) film having a thickness of 200 μm was used instead of the glass substrate, the obtained In—Zn—Ga—O-based amorphous oxide film exhibited similar characteristics.
(Formation of In-Zn-Ga-Mg-O-based amorphous oxide film by PLD method)
Polycrystalline InGaO3 (Zn1-x Mgx O)4 (0 <x ≦ 1) was used as a target, and InGaO3 (Zn1-x Mgx O)4 (0 <x ≦ 1) A film was formed. As the film forming apparatus, the apparatus shown in FIG. 7 was used.

被成膜基板としては、SiO2ガラス基板(コーニング社製1737)を用意した。その基板に前処理として、超音波脱脂洗浄を、アセトン、エタノール、超純水により各5分間ずつ行った後、空気中100℃で.乾燥させた。ターゲットとしては、InGa(Zn1-xMgxO)4(x=1-0)焼結体(サイズ 20mmΦ5mmt)を用いた。As a film formation substrate, a SiO2 glass substrate (1737 manufactured by Corning) was prepared. As a pretreatment, the substrate was subjected to ultrasonic degreasing and washing with acetone, ethanol, and ultrapure water for 5 minutes each and then dried at 100 ° C. in air. As a target, an InGa (Zn1-x Mgx O)4 (x = 1-0) sintered body (size 20 mmΦ5 mmt) was used.

ターゲットは、出発原料In2O3:Ga2O3:ZnO:MgO(各4N試薬)を、湿式混合(溶媒:エタノール)、仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て作製した。The target is starting material In2 O3 : Ga2 O3 : ZnO: MgO (each 4N reagent), wet mixing (solvent: ethanol), calcining (1000 ° C: 2h), dry grinding, main sintering (1550 (C: 2h).

成長室到達真空は、2×10-6(Pa)であり、成長中の酸素分圧は、0.8 (Pa)とした。基板温度は、室温(25℃)で行い、ターゲットと被成膜基板間の距離は、30 (mm)であった。The growth chamber reaching vacuum was 2 × 10−6 (Pa), and the oxygen partial pressure during growth was 0.8 (Pa). The substrate temperature was room temperature (25 ° C.), and the distance between the target and the deposition target substrate was 30 (mm).

なお、KrFエキシマレーザーのパワーは、1.5 (mJ/cm/pulse)、パルス幅は、20 (nsec)、繰り返し周波数は、10 (Hz) 、照射スポット径は、1 × 1 (mm角)とした。成膜レートは、7 (nm/min)であった。The power of the KrF excimer laser is 1.5 (mJ / cm2 / pulse), the pulse width is 20 (nsec), the repetition frequency is 10 (Hz), and the irradiation spot diameter is 1 × 1 (mm square) ). The film formation rate was 7 (nm / min).

雰囲気は酸素分圧0.8Paで、基板温度は25℃である。得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、作製したIn−Zn−Ga−Mg−O系膜はアモルファス膜であることが示された。得られた膜の表面は平坦であった。  The atmosphere is an oxygen partial pressure of 0.8 Pa, and the substrate temperature is 25 ° C. With respect to the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, but no clear diffraction peak was detected, and the produced In—Zn—Ga—Mg—O-based film Was shown to be an amorphous film. The surface of the obtained film was flat.

異なるx値のターゲットを用いて、酸素分圧0.8Paの雰囲気中で成膜したIn−Zn−Ga−Mg−O系アモルファス酸化物膜の電気伝導度、電子キャリア濃度及び電子移動度のx値依存性を調べた。
その結果を、図4に示す。x値が0.4超のとき、酸素分圧0.8Paの雰囲気中で、PLD法により成膜したアモルファス酸化物膜では、電子キャリア濃度を1018/cm未満にできることが示された。また、x値が0.4超のアモルファス酸化物膜では、電子移動度は、1cm/V・秒超であった。
The electric conductivity, electron carrier concentration, and electron mobility x of an In—Zn—Ga—Mg—O-based amorphous oxide film formed in an atmosphere having an oxygen partial pressure of 0.8 Pa using targets with different x values. The value dependency was examined.
The result is shown in FIG. It was shown that when the x value exceeds 0.4, the electron carrier concentration can be made less than 1018 / cm3 in the amorphous oxide film formed by the PLD method in an atmosphere having an oxygen partial pressure of 0.8 Pa. Further, in the amorphous oxide film having an x value exceeding 0.4, the electron mobility was more than 1 cm2 / V · second.

図4に示すように、Znを80原子%のMgで置換したターゲットを使用した場合、酸素分圧0.8Paの雰囲気で、パルスレーザー堆積法で得られた膜の電子キャリア濃度を1016/cm未満とすることができる(電気抵抗値は、約10-2S/cmである。)。こうした膜の電子移動度は、Mg無添加膜に比べて低下するが、その程度は少なく、室温での電子移動度は約5cm/(V・秒)で、アモルファスシリコンに比べて、1桁程度大きな値を示す。同じ条件で成膜した場合、Mg含有量の増加に対して、電気伝導度と電子移動度は、共に低下するので、Mgの含有量は、好ましくは、20原子%超、85原子%未満(xにして、0.2<x<0.85)、より好適には0.5<x<0.85である。As shown in FIG. 4, when a target in which Zn is replaced with 80 atomic% Mg is used, the electron carrier concentration of the film obtained by the pulse laser deposition method is 1016 / in an atmosphere with an oxygen partial pressure of 0.8 Pa. It can be less than cm3 (the electrical resistance is about 10−2 S / cm). The electron mobility of such a film is lower than that of the Mg-free film, but the degree is small, and the electron mobility at room temperature is about 5 cm2 / (V · sec), which is one digit that of amorphous silicon. A large value is shown. When the film is formed under the same conditions, both the electrical conductivity and the electron mobility decrease with an increase in the Mg content. Therefore, the Mg content is preferably more than 20 atomic% and less than 85 atomic% ( x is 0.2 <x <0.85), and more preferably 0.5 <x <0.85.

ガラス基板の代わりに厚さ200μmのポリエチレン・テレフタレート(PET)フィルムを用いた場合にも、得られたInGaO (Zn1-xMgO)(0<x≦1)アモルファス酸化物膜は、同様の特性を示した。
(PLD法によるInアモルファス酸化物膜の成膜)
KrFエキシマレーザーを用いたPLD法により、In多結晶焼結体をターゲットとして、厚さ200μmのPETフィルム上にIn膜を成膜した。
Even when a polyethylene terephthalate (PET) film having a thickness of 200 μm is used instead of the glass substrate, the obtained InGaO3 (Zn1-x Mgx O)4 (0 <x ≦ 1) amorphous oxide film is Showed similar characteristics.
(In2 O3 amorphous oxide film deposition by PLD method)
An In2 O3 film was formed on a 200 μm thick PET film by using a PLD method using a KrF excimer laser and targeting an In2 O3 polycrystalline sintered body.

装置は、図7に示した装置を用いた。被成膜基板として、SiO2ガラス基板(コーニング社製1737)を用意した。The apparatus shown in FIG. 7 was used. A SiO2 glass substrate (1737 manufactured by Corning) was prepared as a film formation substrate.

この基板の前処理として、超音波脱脂洗浄を、アセトン、エタノール、超純水で各5分間ずつ行った後、空気中100℃で乾燥させた。  As a pretreatment of this substrate, ultrasonic degreasing was performed for 5 minutes each with acetone, ethanol, and ultrapure water, and then dried at 100 ° C. in air.

ターゲットとしては、In2O3焼結体(サイズ 20mmΦ5mmt)を用いた。これは、出発原料In2O3(4N試薬)を仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て準備した。As a target, an In2 O3 sintered body (size 20 mmΦ5 mmt) was used. This was prepared by calcining the starting material In2 O3 (4N reagent) through calcining (1000 ° C .: 2 h), dry grinding and main sintering (1550 ° C .: 2 h).

成長室到達真空は、2×10-6(Pa)、成長中の酸素分圧は、5 (Pa)、基板温度は室温とした。The growth chamber reaching vacuum was 2 × 10−6 (Pa), the oxygen partial pressure during growth was 5 (Pa), and the substrate temperature was room temperature.

酸素分圧は5Pa、水蒸気分圧は0.1Paとし、さらに、酸素ラジカル発生装置に200Wを印加して、酸素ラジカルを発生させた。  The oxygen partial pressure was 5 Pa, the water vapor partial pressure was 0.1 Pa, and 200 W was applied to the oxygen radical generator to generate oxygen radicals.

ターゲットと被成膜基板間の距離は、40 (mm)、KrFエキシマレーザーのパワーは0.5 (mJ/cm/pulse)、パルス幅は、20 (nsec)、繰り返し周波数は、10 (Hz) 、照射スポット径は1 × 1 (mm角)であった。成膜レートは、3 (nm/min)であった。The distance between the target and the deposition substrate is 40 (mm), the power of the KrF excimer laser is 0.5 (mJ / cm2 / pulse), the pulse width is 20 (nsec), the repetition frequency is 10 (Hz), The irradiation spot diameter was 1 × 1 (mm square). The film formation rate was 3 (nm / min).

得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、作製したIn−O系膜はアモルファス膜であることが示された。膜厚は、80nmであった。  Regarding the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, and no clear diffraction peak was detected, and the produced In-O film was an amorphous film. It has been shown. The film thickness was 80 nm.

得られたIn−O系アモルファス酸化物膜の電子キャリア濃度は5×1017/cmで、電子移動度は、約7cm/V・秒であった。
(PLD法によるIn−Sn−O系アモルファス酸化物膜の成膜)
KrFエキシマレーザーを用いたPLD法により、(In0.9Sn0.1)O3.1多結晶焼結体をターゲットとして、厚さ200μmのPETフィルム上にIn−Sn−O系酸化物膜を成膜した。
具体的には、
被成膜基板として、SiO2ガラス基板(コーニング社製1737)を用意した。
基板前処理として、超音波脱脂洗浄をアセトン、エタノール、超純水を用いて各5分間ずつ行った。 その後、空気中100℃で乾燥させた。
ターゲットは、In2O3-SnO2焼結体(サイズ 20mmΦ5mmt)を準備した。これは、出発原料として、In2O3-SnO2(4N試薬)を湿式混合(溶媒:エタノール)、仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て得られる。
The obtained In—O amorphous oxide film had an electron carrier concentration of 5 × 1017 / cm3 and an electron mobility of about 7 cm2 / V · sec.
(Formation of In-Sn-O amorphous oxide film by PLD method)
By using a PLD method using a KrF excimer laser, an In-Sn-O-based oxide film is formed on a PET film having a thickness of 200 [mu] m with a (In<0.9 >Sn0.1 )O3.1 polycrystalline sintered body as a target. Was deposited.
In particular,
A SiO2 glass substrate (1737 manufactured by Corning) was prepared as a film formation substrate.
As the substrate pretreatment, ultrasonic degreasing was performed for 5 minutes each using acetone, ethanol, and ultrapure water. Then, it was dried in air at 100 ° C.
As a target, an In2 O3 —SnO2 sintered body (size 20 mmΦ5 mmt) was prepared. As a starting material, In2 O3 -SnO2 (4N reagent) is wet mixed (solvent: ethanol), calcined (1000 ° C: 2h), dry pulverized, and finally sintered (1550 ° C: 2h). can get.

基板温度は室温である。酸素分圧は5(Pa)、窒素分圧は、0.1(Pa)とし、さらに、酸素ラジカル発生装置に200Wを印加して、酸素ラジカルを発生させた。  The substrate temperature is room temperature. The oxygen partial pressure was 5 (Pa), the nitrogen partial pressure was 0.1 (Pa), and 200 W was applied to the oxygen radical generator to generate oxygen radicals.

ターゲットと被成膜基板間の距離は、30 (mm)とし、KrFエキシマレーザーのパワーは、1.5 (mJ/cm/pulse)、パルス幅は、20 (nsec)であった。また、繰り返し周波数は、10 (Hz) 、照射スポット径は、1 × 1 (mm角)であった。成膜レートは、6 (nm/min)であった。The distance between the target and the deposition substrate was 30 (mm), the power of the KrF excimer laser was 1.5 (mJ / cm2 / pulse), and the pulse width was 20 (nsec). The repetition frequency was 10 (Hz), and the irradiation spot diameter was 1 × 1 (mm square). The film formation rate was 6 (nm / min).

得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、作製したIn−Sn−O系膜はアモルファス膜であることが示された。  With respect to the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, but no clear diffraction peak was detected, and the produced In—Sn—O film was an amorphous film. It was shown that there is.

得られたIn−Sn−Oアモルファス酸化物膜の電子キャリア濃度は、8×1017/cmで、電子移動度は、約5cm2/V・秒であった。膜厚は、100nmであった。
(PLD法によるIn−Ga−O系アモルファス酸化物膜の成膜)
被成膜基板として、SiO2ガラス基板(コーニング社製1737)を用意した。
The obtained In—Sn—O amorphous oxide film had an electron carrier concentration of 8 × 1017 / cm3 and an electron mobility of about 5 cm 2 / V · sec. The film thickness was 100 nm.
(Formation of In-Ga-O amorphous oxide film by PLD method)
A SiO2 glass substrate (1737 manufactured by Corning) was prepared as a film formation substrate.

基板の前処理として、超音波脱脂洗浄をアセトン、エタノール、超純水を用いて、各5分間行った後、空気中100℃で乾燥させた。  As a pretreatment of the substrate, ultrasonic degreasing cleaning was performed for 5 minutes each using acetone, ethanol, and ultrapure water, and then dried at 100 ° C. in air.

ターゲットとして、(In2O3)1-x-(Ga2O3)x(X = 0-1)焼結体(サイズ 20mmΦ5mmt)を用意した。なお、例えばx=0.1の場合は、ターゲットは、(In0.9Ga0.1多結晶焼結体ということになる。As a target, an (In2 O3 )1-x- (Ga2 O3 )x (X = 0-1) sintered body (size 20 mmΦ5 mmt) was prepared. For example, when x = 0.1, the target is an (In0.9 Ga0.1 )2 O3 polycrystalline sintered body.

これは、出発原料:In2O3- Ga2O2(4N試薬)を、湿式混合(溶媒:エタノール)、仮焼(1000 ℃: 2h)、乾式粉砕、本焼結(1550 ℃: 2h)を経て得られる。This consists of starting material: In2 O3 -Ga2 O2 (4N reagent), wet mixing (solvent: ethanol), calcining (1000 ° C: 2h), dry grinding, main sintering (1550 ° C: 2h) It is obtained through

成長室到達真空は、2×10-6(Pa)であり、成長中の酸素分圧は、1 (Pa)とした。The growth chamber reaching vacuum was 2 × 10−6 (Pa), and the oxygen partial pressure during growth was 1 (Pa).

基板温度は、室温で行い、ターゲットと被成膜基板間の距離は、30 (mm)、KrFエキシマレーザーのパワーは、1.5 (mJ/cm/pulse)であった。また、パルス幅は、20 (nsec)、繰り返し周波数は、10 (Hz)、照射スポット径は、1 × 1 (mm角)であった。成膜レートは、6 (nm/min)であった。The substrate temperature was room temperature, the distance between the target and the deposition target substrate was 30 (mm), and the power of the KrF excimer laser was 1.5 (mJ / cm2 / pulse). The pulse width was 20 (nsec), the repetition frequency was 10 (Hz), and the irradiation spot diameter was 1 × 1 (mm square). The film formation rate was 6 (nm / min).

基板温度は25℃である。酸素分圧は1Paであった。得られた膜に関し、膜面にすれすれ入射X線回折(薄膜法、入射角 0.5度)を行ったところ、明瞭な回折ピークは検出されず、作製したIn−Ga−O系膜はアモルファス膜であることが示された。膜厚は、120nmであった。  The substrate temperature is 25 ° C. The oxygen partial pressure was 1 Pa. Regarding the obtained film, grazing incidence X-ray diffraction (thin film method, incident angle 0.5 degree) was performed on the film surface, but no clear diffraction peak was detected, and the produced In—Ga—O film was an amorphous film. It was shown that there is. The film thickness was 120 nm.

得られたIn−Ga−Oアモルファス酸化物膜の電子キャリア濃度は、8×1016/cmで、電子移動度は、約1cm2/V・秒であった。
(In−Zn−Ga−O系アモルファス酸化物膜を用いたTFT素子の作製(ガラス基板))
TFT素子の作製
図5に示すトップゲート型TFT素子を作製した。
The obtained In—Ga—O amorphous oxide film had an electron carrier concentration of 8 × 1016 / cm3 and an electron mobility of about 1 cm 2 / V · sec.
(Production of TFT element using In—Zn—Ga—O amorphous oxide film (glass substrate))
Fabrication of TFT Element A top gate TFT element shown in FIG. 5 was fabricated.

まず、ガラス基板(1)上に、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとし、酸素分圧5Paの条件で、前述したPLD装置を用いて、In-Ga-Zn-O系アモルファス酸化物膜を作製した。チャンネル層(2)として用いる厚さ120nmのIn-Ga-Zn-O系アモルファス膜を形成した。First, on a glass substrate (1), a polycrystalline sintered body having an InGaO3 (ZnO)4 composition is used as a target, and the above-described PLD apparatus is used under the condition of an oxygen partial pressure of 5 Pa. An O-based amorphous oxide film was prepared. An In-Ga-Zn-O-based amorphous film having a thickness of 120 nm used as the channel layer (2) was formed.

さらにその上に、チャンバー内の酸素分圧を1Pa未満にして、PLD法により電気伝導度の大きなIn-Ga-Zn-O系アモルファス膜及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。  Further, an In—Ga—Zn—O-based amorphous film and a gold film having a high electric conductivity were stacked by 30 nm by the PLD method with an oxygen partial pressure in the chamber of less than 1 Pa. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method.

最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜し(厚み:90nm、比誘電率:約15、リーク電流密度:0.5 MV/cm印加時に10-3 A/cm2)、その上に金を成膜した。そして、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。チャネル長は、50μmで、チャネル幅は、200μmであった。Finally, a Y2 O3 film used as the gate insulating film (3) is formed by electron beam evaporation (thickness: 90 nm, relative dielectric constant: about 15, leakage current density: 10-3 A when 0.5 MV / cm is applied) / cm2 ), and a gold film was formed thereon. And the gate terminal (4) was formed by the photolithographic method and the lift-off method. The channel length was 50 μm and the channel width was 200 μm.

TFT素子の特性評価
図6に、室温下で測定したTFT素子の電流−電圧特性を示す。ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことからチャネルがn型伝導であることが分かる。
FIG. 6 shows the current-voltage characteristics of the TFT element measured at room temperature. As the drain voltage VDS increases, the drain current IDS increases, indicating that the channel is n-type conductive.

これは、アモルファスIn-Ga-Zn-O系アモルファス酸化物膜がn型伝導体であるという事実と矛盾しない。IDSはVDS= 6 V程度で飽和(ピンチオフ)する典型的な半導体トランジスタの挙動を示した。利得特性を調べたところ、VDS = 4 V印加時におけるゲート電圧VGSの閾値は約-0.5 Vであった。This is consistent with the fact that the amorphous In—Ga—Zn—O amorphous oxide film is an n-type conductor. IDS shows the behavior of a typical semiconductor transistor that saturates (pinch off) at about VDS = 6 V. When the gain characteristic was examined, the threshold value of the gate voltage VGS when VDS = 4 V was applied was about −0.5 V.

また、VG=10 V時には、IDS=1.0 × 10-5Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-Ga-Zn-O系アモルファス酸化物膜内にキャリアを誘起できたことに対応する。When VG = 10 V, a current of IDS = 1.0 × 10−5 A flowed. This corresponds to the fact that carriers can be induced in the insulator In-Ga-Zn-O amorphous oxide film by the gate bias.

トランジスタのオン・オフ比は、10超であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約7cm2(Vs)-1の電界効果移動度が得られた。作製した素子に可視光を照射して同様の測定を行なったが、トランジスタ特性の変化は認められなかった。The on / off ratio of the transistor was more than 103 . When the field effect mobility was calculated from the output characteristics, a field effect mobility of about 7 cm2 (Vs)−1 was obtained in the saturation region. A similar measurement was performed by irradiating the fabricated device with visible light, but no change in transistor characteristics was observed.

なお、アモルファス酸化物の電子キャリア濃度を1018/cm未満にすることでTFTのチャネル層として適用できる。この電子キャリア濃度としては、1017/cm以下がより好ましく、1016/cm以下にすると更に好ましかった。
(In−Zn−Ga−O系アモルファス酸化物膜を用いたTFT素子の作製(アモルファス基板))
図5に示すトップゲート型TFT素子を作製した。まず、ポリエチレン・テレフタレート(PET)フィルム(1)上に、PLD法により、酸素分圧5Paの雰囲気で、チャンネル層(2)として用いる厚さ120nmのIn−Zn−Ga−O系アモルファス酸化物膜を形成した。このとき、InGaO(ZnO)組成を有する多結晶焼結体をターゲットとした。
In addition, it can apply as a channel layer of TFT by making the electron carrier density | concentration of an amorphous oxide less than 10 <18 > / cm <3 >. The electron carrier concentration is more preferably 1017 / cm3 or less, and even more preferably 1016 / cm3 or less.
(Production of TFT element using In-Zn-Ga-O-based amorphous oxide film (amorphous substrate))
The top gate type TFT element shown in FIG. 5 was produced. First, an In—Zn—Ga—O-based amorphous oxide film having a thickness of 120 nm used as a channel layer (2) on an polyethylene terephthalate (PET) film (1) by an PLD method in an atmosphere having an oxygen partial pressure of 5 Pa. Formed. At this time, a polycrystalline sintered body having an InGaO3 (ZnO) composition was used as a target.

さらにその上に、チャンバー内酸素分圧を1Pa未満にして、PLD法により電気伝導度の大きなIn−Zn−Ga−O系アモルファス酸化物膜及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。最後にゲート絶縁膜(3)を電子ビーム蒸着法により成膜して、その上に金を成膜し、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。チャネル長は、50μmで、チャネル幅は、200μmであった。ゲート絶縁膜として、Y(厚さ:140nm),Al(厚さ:130μm)及びHfO(厚さ:140μm)を用いた3種類の上記の構造を有するTFTを作成した。Further, an In—Zn—Ga—O-based amorphous oxide film and a gold film having a high electric conductivity were stacked by 30 nm by a PLD method with an oxygen partial pressure in the chamber of less than 1 Pa. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method. Finally, a gate insulating film (3) was formed by an electron beam evaporation method, gold was formed thereon, and a gate terminal (4) was formed by a photolithography method and a lift-off method. The channel length was 50 μm and the channel width was 200 μm. Three types of TFTs having the above-described structures using Y2 O3 (thickness: 140 nm), Al2 O3 (thickness: 130 μm) and HfO2 (thickness: 140 μm) as gate insulating films were prepared. .

TFT素子の特性評価
PETフィルム上に形成したTFTの室温下で測定した電流−電圧特性は、図6と同様であった。すなわち、ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことから、チャネルがn型伝導であることが分かる。これは、アモルファスIn−Ga−Zn−O系アモルファス酸化物膜がn型伝導体であるという事実と矛盾しない。IDSはVDS= 6 V程度で飽和(ピンチオフ)する典型的なトランジスタの挙動を示した。また、V=0のときには、Ids=10−8A,Vg=10 V時には、IDS=2.0 × 10-5Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-Ga-Zn-O系アモルファス酸化物膜内に電子キャリアを誘起できたことに対応する。
Characteristic Evaluation of TFT Element The current-voltage characteristic measured at room temperature of the TFT formed on the PET film was the same as that shown in FIG. That is, as the drain voltage VDS increases, the drain current IDS increases, indicating that the channel has n-type conduction. This is consistent with the fact that the amorphous In—Ga—Zn—O-based amorphous oxide film is an n-type conductor. IDS shows the behavior of a typical transistor that saturates (pinch off) at around VDS = 6 V. Further, when Vg = 0, a current of IDS = 2.0 × 10−5 A flowed when Ids = 10−8 A and Vg = 10 V. This corresponds to the fact that electron carriers can be induced in the In-Ga-Zn-O amorphous oxide film of the insulator by the gate bias.

トランジスタのオン・オフ比は、10超であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約7cm2(Vs)-1の電界効果移動度が得られた。The on / off ratio of the transistor was more than 103 . When the field effect mobility was calculated from the output characteristics, a field effect mobility of about 7 cm2 (Vs)−1 was obtained in the saturation region.

PETフィルム上に作成した素子を、曲率半径30mmで屈曲させ、同様のトランジスタ特性の測定を行ったが、トランジスタ特性に変化は認められなかった。また、可視光を照射して同様の測定を行なったが、トランジスタ特性の変化は認められなかった。  The device prepared on the PET film was bent with a curvature radius of 30 mm, and the same transistor characteristics were measured, but no change was observed in the transistor characteristics. Further, the same measurement was performed by irradiating visible light, but no change in transistor characteristics was observed.

ゲート絶縁膜としてAl膜を用いたTFTでも、図6に示したものと類似のトランジスタ特性を示したが、V=0のときには、Ids=10−8A,Vg=10 V時には、IDS=5.0 × 10-6Aの電流が流れた。トランジスタのオン・オフ比は、10超であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約2cm2(Vs)-1の電界効果移動度が得られた。The TFT using the Al2 O3 film as the gate insulating film also showed transistor characteristics similar to those shown in FIG. 6, but when Vg = 0, Ids = 10−8 A, Vg = 10 V Occasionally, a current of IDS = 5.0 × 10−6 A flowed. On-off ratio of the transistor was 10 greater than2. When the field effect mobility was calculated from the output characteristics, a field effect mobility of about 2 cm2 (Vs)−1 was obtained in the saturation region.

ゲート絶縁膜としてHfO膜を用いたTFTでも、図6に示したものと類似のトランジスタ特性を示したが、V=0のときには、Ids=10−8A,Vg=10 V時には、IDS=1.0 × 10-6Aの電流が流れた。トランジスタのオン・オフ比は、10超であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約10cm2(Vs)-1の電界効果移動度が得られた。
(PLD法によるInアモルファス酸化物膜を用いたTFT素子の作成)
図5に示すトップゲート型TFT素子を作製した。まず、ポリエチレン・テレフタレート(PET)フィルム(1)上に、PLD法により、チャンネル層(2)として用いる厚さ80nmのInアモルファス酸化物膜を形成した。
The TFT using the HfO2 film as the gate insulating film also showed similar transistor characteristics to those shown in FIG. 6, but when Vg = 0, Ids = 10−8 A, and Vg = 10 V, A current of IDS = 1.0 × 10−6 A flowed. On-off ratio of the transistor was 10 greater than2. Further, when the field effect mobility was calculated from the output characteristics, a field effect mobility of about 10 cm2 (Vs)−1 was obtained in the saturation region.
(Creation of TFT element using In2 O3 amorphous oxide film by PLD method)
The top gate type TFT element shown in FIG. 5 was produced. First, an 80 nm thick In2 O3 amorphous oxide film used as a channel layer (2) was formed on a polyethylene terephthalate (PET) film (1) by a PLD method.

さらにその上に、チャンバー内酸素分圧を1Pa未満にして、さらに酸素ラジカル発生装置への印加電圧をゼロにして、PLD法により、電気伝導度の大きなInアモルファス酸化物膜及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜して、その上に金を成膜して、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。Further, an In2 O3 amorphous oxide film and a gold film having a high electric conductivity are formed by PLD method by setting the oxygen partial pressure in the chamber to less than 1 Pa and further applying zero voltage to the oxygen radical generator. Each was laminated with 30 nm. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method. Finally, a Y2 O3 film used as a gate insulating film (3) is formed by an electron beam evaporation method, gold is formed thereon, and a gate terminal (4) is formed by a photolithography method and a lift-off method. Formed.

TFT素子の特性評価
PETフィルム上に形成したTFTの室温下で測定した電流−電圧特性を測定した。ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことからチャネルがn型半導体であることが分かる。これは、In -O系アモルファス酸化物膜がn型伝導体であるという事実と矛盾しない。IDSはVDS= 5 V程度で飽和(ピンチオフ)する典型的なトランジスタの挙動を示した。また、V=0V時には、2×10−8A、VG=10 V時には、IDS=2.0 ×10-6Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-O系アモルファス酸化物膜内に電子キャリアを誘起できたことに対応する。
Characteristic Evaluation of TFT Element A current-voltage characteristic measured at room temperature of a TFT formed on a PET film was measured. As the drain voltage VDS increases, the drain current IDS increases, which indicates that the channel is an n-type semiconductor. This is consistent with the fact that the In—O amorphous oxide film is an n-type conductor. IDS shows the behavior of a typical transistor that saturates (pinch off) at about VDS = 5 V. In addition, when Vg = 0V, a current of 2 × 10−8 A flows, and when VG = 10 V, a current of IDS = 2.0 × 10−6 A flows. This corresponds to the fact that electron carriers can be induced in the In-O amorphous oxide film of the insulator by the gate bias.

トランジスタのオン・オフ比は、約10であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約10cm2(Vs)-1の電界効果移動度が得られた。ガラス基板上に作成したTFT素子も同様の特性を示した。On-off ratio of the transistor was about 102. Further, when the field effect mobility was calculated from the output characteristics, a field effect mobility of about 10 cm2 (Vs)−1 was obtained in the saturation region. The TFT element formed on the glass substrate also showed similar characteristics.

PETフィルム上に作成した素子を、曲率半径30mmで曲げ、同様のトランジスタ特性の測定を行ったが、トランジスタ特性に変化は認められなかった。
(PLD法によるIn−Sn−O系アモルファス酸化物膜を用いたTFT素子の作成)
図5に示すトップゲート型TFT素子を作製した。まず、ポリエチレン・テレフタレート(PET)フィルム(1)上に、PLD法により、チャンネル層(2)として用いる厚さ100nmのIn−Sn−O系アモルファス酸化物膜を形成した。さらにその上に、チャンバー内酸素分圧を1Pa未満にして、さらに酸素ラジカル発生装置への印加電圧をゼロにして、PLD法により、電気伝導度の大きなIn−Sn−O系アモルファス酸化物膜及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜し、その上に金を成膜して、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。
The device prepared on the PET film was bent with a radius of curvature of 30 mm and the same transistor characteristics were measured, but no change was observed in the transistor characteristics.
(Preparation of TFT element using In-Sn-O amorphous oxide film by PLD method)
The top gate type TFT element shown in FIG. 5 was produced. First, an In—Sn—O-based amorphous oxide film having a thickness of 100 nm used as a channel layer (2) was formed on a polyethylene terephthalate (PET) film (1) by a PLD method. Further, an In-Sn-O amorphous oxide film having a high electrical conductivity and a PLD method are used by setting the partial pressure of oxygen in the chamber to less than 1 Pa, further reducing the voltage applied to the oxygen radical generator to zero. Each gold film was laminated to 30 nm. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method. Finally, a Y2 O3 film used as a gate insulating film (3) is formed by an electron beam evaporation method, gold is formed thereon, and a gate terminal (4) is formed by a photolithography method and a lift-off method. did.

TFT素子の特性評価
PETフィルム上に形成したTFTの室温下で測定した電流−電圧特性を測定した。ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことからチャネルがn型半導体であることが分かる。これは、In -Sn−O系アモルファス酸化物膜がn型伝導体であるという事実と矛盾しない。IDSはVDS= 6 V程度で飽和(ピンチオフ)する典型的なトランジスタの挙動を示した。また、V=0V時には、5×10−8A、VG=10 V時には、IDS=5.0 × 10-5Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-Sn-O系アモルファス酸化物膜内に電子キャリアを誘起できたことに対応する。
Characteristic Evaluation of TFT Element A current-voltage characteristic measured at room temperature of a TFT formed on a PET film was measured. As the drain voltage VDS increases, the drain current IDS increases, which indicates that the channel is an n-type semiconductor. This is consistent with the fact that the In—Sn—O-based amorphous oxide film is an n-type conductor. IDS shows the behavior of a typical transistor that saturates (pinch off) at about VDS = 6 V. Further, when Vg = 0V, a current of 5 × 10−8 A flows, and when VG = 10 V, a current of IDS = 5.0 × 10−5 A flows. This corresponds to the fact that electron carriers could be induced in the insulator In—Sn—O amorphous oxide film by the gate bias.

トランジスタのオン・オフ比は、約10であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約5cm2(Vs)-1の電界効果移動度が得られた。ガラス基板上に作成したTFT素子も同様の特性を示した。The on / off ratio of the transistor was about 103 . Further, when the field effect mobility was calculated from the output characteristics, a field effect mobility of about 5 cm2 (Vs)−1 was obtained in the saturation region. The TFT element formed on the glass substrate also showed similar characteristics.

PETフィルム上に作成した素子を、曲率半径30mmで曲げ、同様のトランジスタ特性の測定を行ったが、トランジスタ特性に変化は認められなかった。
(PLD法によるIn−Ga−O系アモルファス酸化物膜を用いたTFT素子の作成)
図5に示すトップゲート型TFT素子を作製した。まず、ポリエチレン・テレフタレート(PET)フィルム(1)上に、実施例6に示した成膜法により、チャンネル層(2)として用いる厚さ120nmのIn−Ga−O系アモルファス酸化物膜を形成した。さらにその上に、チャンバー内の酸素分圧を1Pa未満にして、さらに酸素ラジカル発生装置への印加電圧をゼロにして、PLD法により、電気伝導度の大きなIn−Ga−O系アモルファス酸化物膜及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成した。最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜し、その上に金を成膜して、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成した。
The device prepared on the PET film was bent with a radius of curvature of 30 mm and the same transistor characteristics were measured, but no change was observed in the transistor characteristics.
(Preparation of TFT element using In-Ga-O amorphous oxide film by PLD method)
The top gate type TFT element shown in FIG. 5 was produced. First, an In—Ga—O-based amorphous oxide film having a thickness of 120 nm used as the channel layer (2) was formed on the polyethylene terephthalate (PET) film (1) by the film forming method shown in Example 6. . Further, an In—Ga—O amorphous oxide film having a high electrical conductivity is formed by the PLD method by setting the oxygen partial pressure in the chamber to less than 1 Pa and further applying zero voltage to the oxygen radical generator. And 30 nm thick gold films. And the drain terminal (5) and the source terminal (6) were formed by the photolithographic method and the lift-off method. Finally, a Y2 O3 film used as a gate insulating film (3) is formed by an electron beam evaporation method, gold is formed thereon, and a gate terminal (4) is formed by a photolithography method and a lift-off method. did.

TFT素子の特性評価
PETフィルム上に形成したTFTの室温下で測定した電流−電圧特性を測定した。ドレイン電圧VDSの増加に伴い、ドレイン電流IDSが増加したことからチャネルがn型半導体であることが分かる。これは、In −Ga−O系アモルファス酸化物膜がn型伝導体であるという事実と矛盾しない。IDSはVDS= 6 V程度で飽和(ピンチオフ)する典型的なトランジスタの挙動を示した。また、V=0V時には、1×10−8A、VG=10 V時には、IDS=1.0 × 10-6Aの電流が流れた。これはゲートバイアスにより絶縁体のIn-Ga-O系アモルファス酸化物膜内に電子キャリアを誘起できたことに対応する。
Characteristic Evaluation of TFT Element A current-voltage characteristic measured at room temperature of a TFT formed on a PET film was measured. As the drain voltage VDS increases, the drain current IDS increases, which indicates that the channel is an n-type semiconductor. This is consistent with the fact that the In—Ga—O amorphous oxide film is an n-type conductor. IDS shows the behavior of a typical transistor that saturates (pinch off) at about VDS = 6 V. Further, when Vg = 0V, a current of 1 × 10−8 A flows, and when VG = 10 V, a current of IDS = 1.0 × 10−6 A flows. This corresponds to the fact that electron carriers could be induced in the insulator In-Ga-O amorphous oxide film by the gate bias.

トランジスタのオン・オフ比は、約10であった。また、出力特性から電界効果移動度を算出したところ、飽和領域において約0.8cm2(Vs)-1の電界効果移動度が得られた。ガラス基板上に作成したTFT素子も同様の特性を示した。On-off ratio of the transistor was about 102. Further, when the field effect mobility was calculated from the output characteristics, a field effect mobility of about 0.8 cm2 (Vs)−1 was obtained in the saturation region. The TFT element formed on the glass substrate also showed similar characteristics.

PETフィルム上に作成した素子を、曲率半径30mmで曲げ、同様のトランジスタ特性の測定を行ったが、トランジスタ特性に変化は認められなかった。  The device prepared on the PET film was bent with a radius of curvature of 30 mm and the same transistor characteristics were measured, but no change was observed in the transistor characteristics.

なお、アモルファス酸化物の電子キャリア濃度を1018/cm未満にすることでTFTのチャネル層として適用できる。この電子キャリア濃度としては、1017/cm以下がより好ましく、1016/cm以下にすると更に好ましかった。In addition, it can apply as a channel layer of TFT by making the electron carrier density | concentration of an amorphous oxide less than 10 <18 > / cm <3 >. The electron carrier concentration is more preferably 1017 / cm3 or less, and even more preferably 1016 / cm3 or less.

以下、本発明の実施例について説明する。  Examples of the present invention will be described below.

(実施例1:微結晶を含むアモルファスIn-Ga-Zn-O薄膜の作製)
図7に記載の装置を用いて行う。
(Example 1: Preparation of amorphous In-Ga-Zn-O thin film containing microcrystals)
This is performed using the apparatus shown in FIG.

KrFエキシマレーザーを用いたパルスレーザー蒸着法により、InGaO3(ZnO)組成を有する多結晶焼結体をターゲットとして用いる。A polycrystalline sintered body having an InGaO3 (ZnO)4 composition is used as a target by pulsed laser deposition using a KrF excimer laser.

ガラス基板(コーニング社製1737)上に、微結晶を含むIn-Ga-Zn-O系アモルファス酸化物半導体薄膜を堆積させる。  An In-Ga-Zn-O-based amorphous oxide semiconductor thin film containing microcrystals is deposited on a glass substrate (Corning 1737).

成膜時には光照射のために、20mW/cm2のハロゲンランプを基板面に照射する。During film formation, the substrate surface is irradiated with a halogen lamp of 20 mW / cm2 for light irradiation.

なお、微結晶の存在の確認は、断面TEM(透過型電子顕微鏡)観察により確認される。  In addition, confirmation of presence of a microcrystal is confirmed by cross-sectional TEM (transmission electron microscope) observation.

(MISFET素子の作製)
図5に示すトップゲート型MISFET素子を作製する。
(Preparation of MISFET element)
The top gate type MISFET element shown in FIG. 5 is manufactured.

まず、ガラス基板(1)上に上記の微結晶を含むアモルファスIn-Ga-Zn-O薄膜の作製法により、チャンネル層(2)として用いる厚さ30nmの微結晶を含む半絶縁性アモルファスInGaO3(ZnO)膜を形成する。First, the semi-insulating amorphous InGaO3 containing microcrystals with a thickness of 30 nm used as the channel layer (2) is prepared by the above-described method for producing an amorphous In—Ga—Zn—O thin film containing microcrystals on the glass substrate (1). A (ZnO)4 film is formed.

さらにその上に、チャンバー内酸素分圧を1Pa未満にして、パルスレーザー堆積法により電気伝導度の大きなInGaO3(ZnO)及び金膜をそれぞれ30nm積層した。そして、フォトリソグラフィー法とリフトオフ法により、ドレイン端子(5)及びソース端子(6)を形成する。Further, an InGaO3 (ZnO)4 film and a gold film having a large electric conductivity were stacked in a thickness of 30 nm by a pulse laser deposition method with an oxygen partial pressure in the chamber of less than 1 Pa. Then, the drain terminal (5) and the source terminal (6) are formed by a photolithography method and a lift-off method.

最後にゲート絶縁膜(3)として用いるY2O3膜を電子ビーム蒸着法により成膜する(厚み:110nm、比誘電率:約15、リーク電流密度:0.5 MV/cm印加時に10-3 A/cm2)。そして、その上に金を成膜し、フォトリソグラフィー法とリフトオフ法により、ゲート端子(4)を形成する。Finally, a Y2 O3 film used as a gate insulating film (3) is formed by electron beam evaporation (thickness: 110 nm, relative dielectric constant: about 15, leakage current density: 10-3 A when 0.5 MV / cm is applied) / cm2 ). And gold | metal | money is formed on it and a gate terminal (4) is formed by the photolithographic method and the lift-off method.

こうして、電界効果型トランジスタが形成される。  Thus, a field effect transistor is formed.

トランジスタのオン・オフ比は、104超である。また、出力特性から電界効果移動度を算出したところ、飽和領域において約7.5cm2(Vs)-1の電界効果移動度が得られた。作製した素子に可視光を照射して同様の測定を行なったが、トランジスタ特性の変化は認められない。The on / off ratio of the transistor is greater than 104 . Further, when the field effect mobility was calculated from the output characteristics, a field effect mobility of about 7.5 cm2 (Vs)−1 was obtained in the saturation region. A similar measurement was performed by irradiating the fabricated device with visible light, but no change in transistor characteristics was observed.

さらに上記微結晶を含むIn-Ga-Zn-Oなどの薄膜作製の実施例において、基板に光照射する際に、0.3mW/cm2〜100mW/cm2の範囲において、より効果的であった。このようにすると、トランジスタのオン・オフ比を大きくでき、また、電界効果移動度も大きな値が得られると言う面でより好ましいものとなる。In yet an embodiment of the thin film preparation, such as In-Ga-Zn-O containing the microcrystals, when the light irradiation to the substrate, in the range of0.3mW / cm 2 ~100mW / cm 2 , was more effective . This is more preferable in that the ON / OFF ratio of the transistor can be increased and the field effect mobility can be increased.

なお、非晶質酸化物膜中における微結晶の量にもよるが、同膜中に微結晶が存在することの確認は、X線回折による測定により、特定のピークが観測されることによっても確認できる。
(実施例2:膜厚方向で組成分布を有するアモルファスIn-Ga-Zn-O薄膜の作製)
KrFエキシマレーザーを用いたパルスレーザー蒸着法により、ガラス基板(コーニング社製1737)上に膜厚方向で組成分布を有するIn-Ga-Zn-O系アモルファス酸化物半導体薄膜を堆積する。このとき、InGaO3(ZnO)組成を有する多結晶焼結体をターゲットとした。
Although it depends on the amount of microcrystals in the amorphous oxide film, the presence of microcrystals in the film can be confirmed by observing a specific peak by measurement by X-ray diffraction. I can confirm.
(Example 2: Preparation of amorphous In-Ga-Zn-O thin film having a composition distribution in the film thickness direction)
An In-Ga-Zn-O-based amorphous oxide semiconductor thin film having a composition distribution in the film thickness direction is deposited on a glass substrate (Corning 1737) by a pulsed laser deposition method using a KrF excimer laser. At this time, a polycrystalline sintered body having an InGaO3 (ZnO)4 composition was used as a target.

チャンバー内酸素分圧を所定の範囲に設定し、ターゲット-基板間距離を5mm遠ざける方向へ変化させながら堆積する。両者の距離が長くなるにつれて、成膜される膜中に取り込まれる酸素量は多くなる。基板温度は25℃である。  The deposition is performed while the oxygen partial pressure in the chamber is set within a predetermined range and the distance between the target and the substrate is changed by 5 mm. As the distance between the two becomes longer, the amount of oxygen taken into the film to be formed increases. The substrate temperature is 25 ° C.

なお、上記膜厚方向で組成分布を有する薄膜作製の実施例において、膜厚方向で組成分布を有する際に、酸素分圧を膜厚方向で変化させてもよい。または、パルスレーザーの発振パワーを変化させたり、発振周波数を変化させたりしても、膜厚方向で組成変化させることができる。  Note that, in the example of manufacturing a thin film having a composition distribution in the film thickness direction, the oxygen partial pressure may be changed in the film thickness direction when the composition distribution is present in the film thickness direction. Alternatively, the composition can be changed in the film thickness direction even when the oscillation power of the pulse laser is changed or the oscillation frequency is changed.

このようにすると、リーク電流が減ったり、トランジスタのオン・オフ比を大きくできたり、あるいは、電界効果移動度を大きくすることができる。
(実施例3:膜厚方向で組成分布を有するアモルファスIn-Ga-Zn-O薄膜の作製)
アルゴンガスを用いたスパッタ蒸着法を用いる。
In this way, the leakage current can be reduced, the on / off ratio of the transistor can be increased, or the field effect mobility can be increased.
(Example 3: Preparation of amorphous In-Ga-Zn-O thin film having a composition distribution in the film thickness direction)
A sputter deposition method using argon gas is used.

ターゲットとして、1)InGaO3(ZnO)組成を有する多結晶焼結体と、2)酸化亜鉛の焼結体を用意する。As targets, 1) a polycrystalline sintered body having an InGaO3 (ZnO)4 composition and 2) a sintered body of zinc oxide are prepared.

そして、膜厚方向で組成分布を有するアモルファスIn-Ga-Zn-O薄膜をガラス基板(コーニング社製1737)上に作製する。  Then, an amorphous In—Ga—Zn—O thin film having a composition distribution in the film thickness direction is formed on a glass substrate (Corning 1737).

酸素分圧を所定の値にした、雰囲気中で、始めに、ターゲット1)を用いてスパッタ法による成膜を行う。  First, film formation by sputtering is performed using the target 1) in an atmosphere in which the oxygen partial pressure is set to a predetermined value.

次いで、ターゲット1)と2)を同時に用いて、スパッタ法による成膜を行う。こうして、膜厚方向で、組成分布を有するアモルファスIn-Ga-Zn-O薄膜が作製できる。基板温度は25℃である。  Next, a film is formed by sputtering using the targets 1) and 2) simultaneously. Thus, an amorphous In—Ga—Zn—O thin film having a composition distribution in the film thickness direction can be manufactured. The substrate temperature is 25 ° C.

なお、上記膜厚方向で組成分布を有するIn-Ga-Zn-Oなどの薄膜作製は以下のように行うこともできる。  Note that a thin film such as In—Ga—Zn—O having a composition distribution in the film thickness direction can also be manufactured as follows.

例えば、膜厚方向で組成分布を有する際に、In2O3ターゲットを同時または、別々にスパッタしたり、あるいは、酸素分圧を膜厚方向で変化させたり、あるいは、スパッタの投入電力を各ターゲットごと膜厚方向で変化させるのである。For example, when the composition distribution is in the film thickness direction, the In2 O3 target is sputtered simultaneously or separately, or the oxygen partial pressure is changed in the film thickness direction, or the sputtering input power is Each target is changed in the film thickness direction.

特にゲート絶縁膜近傍では、InO3あるいはZnO組成の多い方が、電界効果移動度が大きくなることが期待される。
(実施例4:アモルファスIn-Ga-Zn-O(N)薄膜の作製)
非晶質酸化物に添加物として窒素(N)を含む酸化物の製法について説明する。
Particularly in the vicinity of the gate insulating film, the field effect mobility is expected to increase as the In2 O3 or ZnO composition increases.
(Example 4: Preparation of amorphous In-Ga-Zn-O (N) thin film)
A method for manufacturing an oxide containing nitrogen (N) as an additive in an amorphous oxide will be described.

次にKrFエキシマレーザーを用いたパルスレーザー蒸着法により、同じガラス基板上に、窒素を不純物として含むIn-Ga-Zn-O系アモルファス酸化物半導体(In-Ga-Zn-O(N)と略記する)薄膜を堆積させる。このとき、InGaO3(ZnO)多結晶焼結体をターゲットとした。Next, an In-Ga-Zn-O amorphous oxide semiconductor containing nitrogen as an impurity (In-Ga-Zn-O (N) is abbreviated on the same glass substrate by pulsed laser deposition using a KrF excimer laser. Deposit a thin film. At this time, an InGaO3 (ZnO)4 polycrystalline sintered body was used as a target.

具体的には、チャンバー内酸素分圧を例えば4 Pa、窒素分圧を1Paとする。
基板温度は25℃である。
Specifically, the oxygen partial pressure in the chamber is 4 Pa, for example, and the nitrogen partial pressure is 1 Pa.
The substrate temperature is 25 ° C.

また2次イオン質量分析(SIMS)分析した場合に、薄膜の酸素と窒素の組成比が50:1程度であるのがよい。
(実施例5:アモルファスIn-Ga-Zn-O(Ti)薄膜の作製)
KrFエキシマレーザーを用いたパルスレーザー蒸着法により、InGaO3(ZnO)組成を有する多結晶焼結体をターゲットとして、ガラス基板(コーニング社製1737)上に、In-Ga-Zn-O系アモルファス酸化物半導体薄膜を堆積させる。
In addition, when the secondary ion mass spectrometry (SIMS) analysis is performed, the composition ratio of oxygen and nitrogen in the thin film is preferably about 50: 1.
(Example 5: Preparation of amorphous In-Ga-Zn-O (Ti) thin film)
An In-Ga-Zn-O amorphous material is formed on a glass substrate (Corning 1737) using a polycrystalline sintered body having an InGaO3 (ZnO)4 composition as a target by pulsed laser deposition using a KrF excimer laser. An oxide semiconductor thin film is deposited.

得られるIn-Ga-Zn-O系薄膜を、80℃に保温した3塩化チタンの水溶液に浸漬する。  The obtained In—Ga—Zn—O-based thin film is immersed in an aqueous solution of titanium trichloride kept at 80 ° C.

その後引き上げて、空気中で300℃でアニールする。  Thereafter, it is pulled up and annealed at 300 ° C. in air.

こうして、非晶質酸化物に添加物としてTiの導入が可能となる。  Thus, Ti can be introduced into the amorphous oxide as an additive.

なお、SIMSで、薄膜の表面からTiの濃度を分析した場合に、最表面で0.5%程度含有し、表面から離れるに従い、Tiの濃度が低下するのがよい。  In addition, when the concentration of Ti is analyzed from the surface of the thin film by SIMS, it is preferable that the content of Ti is about 0.5% at the outermost surface, and the concentration of Ti decreases as the distance from the surface increases.

本発明に係る非晶質酸化物は、当該膜をチャネル層に用いたトランジスタはLCDや有機ELディスプレイのスイッチング素子として適用できる。また、プラスチックフィルムをはじめとするフレキシブル素材に半導体の薄膜を形成し、フレキシブル・ディスプレイなどのパネルをはじめ、ICカードやIDタグなどに幅広く応用できる。  The amorphous oxide according to the present invention can be applied to a transistor using the film as a channel layer as a switching element of an LCD or an organic EL display. Moreover, a thin film of a semiconductor is formed on a flexible material such as a plastic film, and can be widely applied to panels such as flexible displays, IC cards and ID tags.

パルスレーザー蒸着法で成膜したIn−Ga−Zn−O系アモルファス膜の電子キャリア濃度と成膜中の酸素分圧の関係を示すグラフである。It is a graph which shows the relationship between the electron carrier density | concentration of the In-Ga-Zn-O type | system | group amorphous film formed into a film by the pulse laser vapor deposition method, and the oxygen partial pressure during film-forming.アルゴンガスを用いたスパッタ法で成膜したIn−Ga−Zn−O系アモルファス膜の電気伝導度と成膜中の酸素分圧の関係を示すグラフである。It is a graph which shows the relationship between the electrical conductivity of the In-Ga-Zn-O type | system | group amorphous film formed into a film by the sputtering method using argon gas, and the oxygen partial pressure during film-forming.パルスレーザー蒸着法で成膜したIn−Ga−Zn−O系アモルファス膜の電子キャリアの数と電子移動度の関係を示すグラフである。It is a graph which shows the relationship between the number of electron carriers and the electron mobility of the In-Ga-Zn-O type | system | group amorphous film | membrane formed into a film by the pulse laser vapor deposition method.酸素分圧0.8Paの雰囲気でパルスレーザー蒸着法で成膜したInGaO(Zn1−xMgO)のxの値に対する電気伝導度、キャリア濃度、電子移動度の変化を示すグラフである。Is a graph showing the electric conductivity, carrier concentration, the change in electron mobility with respect to the value of x of InGaO3 was deposited by pulsed laser deposition method in an atmosphere of an oxygen partial pressure of0.8Pa (Zn 1-x Mg x O) .トップゲート型MISFET素子構造を示す模式図である。It is a schematic diagram which shows a top gate type MISFET element structure.トップゲート型MISFET素子の電流−電圧特性を示すグラフである。It is a graph which shows the current-voltage characteristic of a top gate type MISFET element.PLD法により成膜する場合の成膜装置の模式図である。It is a schematic diagram of the film-forming apparatus in the case of forming into a film by PLD method.SP法により成膜する場合の成膜装置の模式図である。It is a schematic diagram of the film-forming apparatus in the case of forming into a film by SP method.

符号の説明Explanation of symbols

1 基板
2 チャネル層
3 ゲート絶縁膜
4 ゲート電極(ゲート端子)
5 ドレイン電極(ドレイン端子)
6 ソース電極(ソース端子)
1 Substrate 2 Channel layer 3 Gate insulating film 4 Gate electrode (gate terminal)
5 Drain electrode (drain terminal)
6 Source electrode (source terminal)

Claims (21)

Translated fromJapanese
非晶質酸化物であって、
前記非晶質酸化物は、微結晶を含み且つ電子キャリア濃度が1018/cm未満であることを特徴とする非晶質酸化物。
An amorphous oxide,
The amorphous oxide contains microcrystals and has an electron carrier concentration of less than 1018 / cm3 .
前記非晶質酸化物が、In、Zn、及びSnの少なくとも一つを含有する酸化物であることを特徴とする請求項1記載の非晶質酸化物。  The amorphous oxide according to claim 1, wherein the amorphous oxide is an oxide containing at least one of In, Zn, and Sn. 前記非晶質酸化物が、InとZnとSnを含む酸化物、InとZnを含む酸化物、InとSnを含む酸化物、及びInを含む酸化物のうちのいずれかである請求項1記載の非晶質酸化物。  2. The amorphous oxide is any one of an oxide containing In, Zn, and Sn, an oxide containing In and Zn, an oxide containing In and Sn, and an oxide containing In. The amorphous oxide described.前記非晶質酸化物が、In、Ga、及びZnを含有する酸化物であることを特徴とする請求項1記載の非晶質酸化物。The amorphous oxide according to claim 1, wherein the amorphous oxide is an oxide containing In, Ga, and Zn. 非晶質酸化物であって、
前記非晶質酸化物は、微結晶を含み、且つ電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示すことを特徴とする非晶質酸化物。
An amorphous oxide,
The amorphous oxide includes microcrystals, and exhibits an tendency to increase electron mobility as the electron carrier concentration increases.
電界効果型トランジスタであって、
微結晶を含む非晶質酸化物を有する活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備することを特徴とする電界効果型トランジスタ。
A field effect transistor,
An active layer having an amorphous oxide containing microcrystals;
A gate electrode provided on the active layer via a gate insulating film;
A field effect transistor comprising:
前記電界効果型トランジスタが、ノーマリーオフ型のトランジスタであることを特徴とする請求項6記載の電界効果型トランジスタ。  The field effect transistor according to claim 6, wherein the field effect transistor is a normally-off transistor. 非晶質酸化物であって、
前記非晶質酸化物は層厚方向に組成が変化しており、且つ、
前記非晶質酸化物は、電子キャリア濃度が1018/cm未満であることを特徴とする非晶質酸化物。
An amorphous oxide,
The amorphous oxide has a composition changing in the layer thickness direction, and
The amorphous oxide has an electron carrier concentration of less than 1018 / cm3 .
前記非晶質酸化物が、In、Zn、及びSnの少なくとも一つを含有する酸化物であることを特徴とする請求項8記載の非晶質酸化物。  The amorphous oxide according to claim 8, wherein the amorphous oxide is an oxide containing at least one of In, Zn, and Sn. 前記非晶質酸化物が、InとZnとSnを含む酸化物、InとZnを含む酸化物、InとSnを含む酸化物、及びInを含む酸化物のうちのいずれかである請求項8記載の非晶質酸化物。  9. The amorphous oxide is any one of an oxide containing In, Zn, and Sn, an oxide containing In and Zn, an oxide containing In and Sn, and an oxide containing In. The amorphous oxide described.前記非晶質酸化物が、In、Ga、及びZnを含有する酸化物であることを特徴とする請求項8記載の非晶質酸化物。The amorphous oxide according to claim 8, wherein the amorphous oxide is an oxide containing In, Ga, and Zn. 電界効果型トランジスタであって、
層厚方向に組成が変化している非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と、該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域の酸素濃度が、前記第1の領域の酸素濃度より高いことを特徴とする電界効果型トランジスタ。
A field effect transistor,
An active layer containing an amorphous oxide whose composition changes in the layer thickness direction;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
2. The field effect transistor according to claim 1, wherein the oxygen concentration in the second region is higher than the oxygen concentration in the first region.
電界効果型トランジスタであって、
InあるいはZnの少なくとも一方を有する非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と、該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域のIn濃度あるいはZn濃度が、前記第1の領域のIn濃度あるいはZn濃度より高いことを特徴とする電界効果型トランジスタ。
A field effect transistor,
An active layer containing an amorphous oxide having at least one of In or Zn;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
A field effect transistor, wherein an In concentration or a Zn concentration in the second region is higher than an In concentration or a Zn concentration in the first region.
非晶質酸化物であって、
前記非晶質酸化物は膜厚方向に組成が変化しており、且つ、
前記非晶質酸化物は、電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示すことを特徴とする非晶質酸化物。
An amorphous oxide,
The amorphous oxide has a composition changing in the film thickness direction, and
The amorphous oxide is characterized in that the electron carrier concentration increases and the electron mobility tends to increase.
電界効果型トランジスタであって、
In及びZnを有する非晶質酸化物を含む活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備し、
前記活性層は、第1の領域と、該第1の領域よりも前記ゲート絶縁膜に近い第2の領域とを含み、
前記第2の領域のIn濃度が、前記第1の領域のIn濃度より高いか、あるいは前記第2の領域のZn濃度が、前記第1の領域のZn濃度より高いことを特徴とする電界効果型トランジスタ。
A field effect transistor,
An active layer comprising an amorphous oxide comprising In and Zn;
A gate electrode provided on the active layer via a gate insulating film;
Comprising
The active layer includes a first region and a second region closer to the gate insulating film than the first region,
A field effect characterized in that the In concentration of the second region is higher than the In concentration of the first region, or the Zn concentration of the second region is higher than the Zn concentration of the first region. Type transistor.
非晶質酸化物であって、
該非晶質酸化物の電子キャリア濃度が1018/cm未満であり、且つ該非晶質酸化物はLi、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる1種または複数種の元素を含むことを特徴とする非晶質酸化物。
An amorphous oxide,
The electron carrier concentration of the amorphous oxide is less than 1018 / cm3 , and the amorphous oxide is Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, An amorphous oxide comprising one or more elements selected from V, Ru, Ge, Sn, and F.
前記非晶質酸化物が、In、Zn、及びSnの少なくとも一つを含む酸化物であることを特徴とする請求項16に記載の非晶質酸化物。  The amorphous oxide according to claim 16, wherein the amorphous oxide is an oxide containing at least one of In, Zn, and Sn. 前記非晶質酸化物が、InとZnとSnを含む酸化物、InとZnを含む酸化物、InとSnを含む酸化物、またはInを含む酸化物のいずれかである請求項16に記載の非晶質酸化物。  The amorphous oxide is one of an oxide containing In, Zn, and Sn, an oxide containing In and Zn, an oxide containing In and Sn, or an oxide containing In. Amorphous oxide. 前記非晶質酸化物が、In、Zn、及びGaを含む酸化物であることを特徴とする請求項16に記載の非晶質酸化物。  The amorphous oxide according to claim 16, wherein the amorphous oxide is an oxide containing In, Zn, and Ga. 非晶質酸化物であって、
前記非晶質酸化物は、
電子キャリア濃度が増加すると共に、電子移動度が増加する傾向を示し、且つ
Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる少なくとも1種の元素を含むことを特徴とする非晶質酸化物。
An amorphous oxide,
The amorphous oxide is
As the electron carrier concentration increases, the electron mobility tends to increase, and
Amorphous comprising at least one element selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, F Oxide.
電界効果型トランジスタであって、
Li、Na、Mn、Ni、Pd、Cu、Cd、C、N、P、Ti、Zr、V、Ru、Ge、Sn、Fから選ばれる少なくとも1種の元素を含む非晶質酸化物を有する活性層と、
前記活性層に対してゲート絶縁膜を介して設けられたゲート電極と、
を具備することを特徴とする電界効果型トランジスタ。
A field effect transistor,
It has an amorphous oxide containing at least one element selected from Li, Na, Mn, Ni, Pd, Cu, Cd, C, N, P, Ti, Zr, V, Ru, Ge, Sn, and F An active layer,
A gate electrode provided on the active layer via a gate insulating film;
A field effect transistor comprising:
JP2005325366A2004-11-102005-11-09 Field effect transistorActiveJP5138163B2 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
JP2005325366AJP5138163B2 (en)2004-11-102005-11-09 Field effect transistor

Applications Claiming Priority (3)

Application NumberPriority DateFiling DateTitle
JP20043266872004-11-10
JP20043266872004-11-10
JP2005325366AJP5138163B2 (en)2004-11-102005-11-09 Field effect transistor

Related Child Applications (3)

Application NumberTitlePriority DateFiling Date
JP2011156724ADivisionJP2011256108A (en)2004-11-102011-07-15Amorphous oxide and field effect transistor
JP2011156723ADivisionJP5337849B2 (en)2004-11-102011-07-15 Amorphous oxide and field effect transistor
JP2012148444ADivisionJP5589030B2 (en)2004-11-102012-07-02 Amorphous oxide and field effect transistor

Publications (3)

Publication NumberPublication Date
JP2006165529Atrue JP2006165529A (en)2006-06-22
JP2006165529A5 JP2006165529A5 (en)2008-02-07
JP5138163B2 JP5138163B2 (en)2013-02-06

Family

ID=36667140

Family Applications (1)

Application NumberTitlePriority DateFiling Date
JP2005325366AActiveJP5138163B2 (en)2004-11-102005-11-09 Field effect transistor

Country Status (1)

CountryLink
JP (1)JP5138163B2 (en)

Cited By (277)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JP2008042088A (en)*2006-08-092008-02-21Nec Corp Thin film device and manufacturing method thereof
JP2008085048A (en)*2006-09-272008-04-10Canon Inc Semiconductor device and manufacturing method of semiconductor device
WO2008072486A1 (en)2006-12-132008-06-19Idemitsu Kosan Co., Ltd.Sputtering target and oxide semiconductor film
JP2008199005A (en)*2007-02-092008-08-28Samsung Electronics Co Ltd Thin film transistor and manufacturing method thereof
EP1976018A2 (en)2007-03-272008-10-01FUJIFILM CorporationThin film field efect transistor and display
WO2008117810A1 (en)*2007-03-262008-10-02Idemitsu Kosan Co., Ltd.Noncrystalline oxide semiconductor thin film, process for producing the noncrystalline oxide semiconductor thin film, process for producing thin-film transistor, field-effect transistor, light emitting device, display device, and sputtering target
JP2008252097A (en)*2007-03-292008-10-16Korea Advanced Inst Of Science & Technol Method for manufacturing thin film transistor having titanium oxide as active layer and structure thereof
WO2008126729A1 (en)*2007-04-062008-10-23Sharp Kabushiki KaishaSemiconductor element, method for manufacturing the semiconductor element, and electronic device provided with the semiconductor element
JP2009010348A (en)*2007-06-272009-01-15Samsung Electronics Co Ltd Channel layer and method for forming the same, thin film transistor including the channel layer, and method for manufacturing the same
JP2009031761A (en)*2007-06-292009-02-12Fujifilm Corp Organic EL display device and manufacturing method thereof
JP2009094465A (en)*2007-09-212009-04-30Fujifilm Corp Radiation imaging device
EP2061087A2 (en)2007-11-152009-05-20FUJIFILM CorporationThin film field effect transistor and display using the same
EP2061086A2 (en)2007-11-152009-05-20FUJIFILM CorporationThin film field effect transistor and display using the same
WO2009075281A1 (en)*2007-12-132009-06-18Idemitsu Kosan Co., Ltd.Field effect transistor using oxide semiconductor and method for manufacturing the same
WO2009081885A1 (en)*2007-12-252009-07-02Idemitsu Kosan Co., Ltd.Oxide semiconductor field effect transistor and method for manufacturing the same
JP2009188213A (en)*2008-02-062009-08-20Fujifilm Corp Thin film field effect transistor and display device using the same
JP2009224479A (en)*2008-03-142009-10-01Fujifilm CorpThin film field-effect transistor and method of manufacturing the same
JP2009231613A (en)*2008-03-242009-10-08Fujifilm CorpThin film field effect transistor and display unit
JP2009275272A (en)*2008-05-162009-11-26Idemitsu Kosan Co LtdOxide comprising indium, gallium and zinc
JP2009275236A (en)*2007-04-252009-11-26Canon IncSemiconductor of oxynitride
WO2009151003A1 (en)2008-06-102009-12-17日鉱金属株式会社Sintered-oxide target for sputtering and process for producing the same
JP2010003822A (en)*2008-06-192010-01-07Idemitsu Kosan Co LtdThin-film transistor, and manufacturing method therefor
JP2010018479A (en)*2008-07-102010-01-28Fujifilm CorpMetal oxide film, its manufacturing method, and semiconductor device
JP2010021555A (en)*2008-07-142010-01-28Samsung Electronics Co LtdTransistor
JP2010021333A (en)*2008-07-102010-01-28Fujifilm CorpMetal oxide film and method of manufacturing the same, and semiconductor device
JP2010034534A (en)*2008-06-242010-02-12Fujifilm CorpThin-film field-effect transistor and display device
JP2010040645A (en)*2008-08-012010-02-18Fujifilm CorpThin film field effect transistor manufacturing method and thin film field effect transistor manufactured by manufacturing method
WO2010021106A1 (en)*2008-08-192010-02-25住友化学株式会社Semiconductor device, method for manufacturing semiconductor device, transistor substrate, light emitting device and display device
EP2161756A1 (en)2008-09-092010-03-10FUJIFILM CorporationThin film field-effect transistor and display using the same
JP2010062229A (en)*2008-09-012010-03-18Semiconductor Energy Lab Co LtdThin-film transistor and method of manufacturing the same
JP2010074148A (en)*2008-08-202010-04-02Ricoh Co LtdField-effect transistor, display element, image display device, and system
JP2010074061A (en)*2008-09-222010-04-02Fujifilm CorpThin-film field effect transistor
JP2010073881A (en)*2008-09-182010-04-02Fujifilm CorpThin-film field-effect transistor, and display device using the same
EP2175495A1 (en)2008-10-102010-04-14Fujifilm CorporationSealed device
JP2010103451A (en)*2007-11-262010-05-06Fujifilm CorpThin film field-effect type transistor and field light-emitting device using it
JP2010109359A (en)*2008-10-032010-05-13Semiconductor Energy Lab Co Ltd Display device
KR20100051544A (en)*2008-11-072010-05-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR20100054105A (en)*2008-11-132010-05-24가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2010518619A (en)*2007-02-052010-05-27ユニベルシダデ ノバ デ リスボア Electronic semiconductor devices based on copper-nickel and gallium-tin-zinc-copper-titanium p-type and n-type oxides, peripheral devices and manufacturing processes thereof
JP2010133020A (en)*2008-10-312010-06-17Semiconductor Energy Lab Co LtdConductive oxynitride and method for manufacturing conductive oxynitride film
JP2010140919A (en)*2008-12-092010-06-24Hitachi LtdOxide semiconductor device, manufacturing method thereof, and active matrix substrate
JP2010153802A (en)*2008-11-202010-07-08Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
JP2010161339A (en)*2008-12-122010-07-22Canon IncField effect transistor, and display apparatus
WO2010084690A1 (en)2009-01-222010-07-29富士フイルム株式会社Organic electroluminescent element
JP2010171404A (en)*2008-12-262010-08-05Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
JP2010170110A (en)*2008-12-252010-08-05Semiconductor Energy Lab Co LtdDisplay device and method of manufacturing the same
KR20100090641A (en)*2009-02-062010-08-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
KR20100091108A (en)2009-02-092010-08-18소니 주식회사Thin film transistor and display unit
JP2010199307A (en)*2009-02-252010-09-09Fujifilm CorpTop gate type field-effect transistor, manufacturing method therefor, and display including the same
US7804088B2 (en)2008-04-042010-09-28Fujifilm CorporationSemiconductor device, manufacturing method of semiconductor device, display device, and manufacturing method of display device
KR20100108245A (en)*2009-03-262010-10-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2010535431A (en)*2007-08-022010-11-18アプライド マテリアルズ インコーポレイテッド Thin film transistor using thin film semiconductor material
US7855369B2 (en)2007-11-262010-12-21Fujifilm CorporationRadiation imaging element
JP2010287735A (en)*2009-06-112010-12-24Fujifilm Corp THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF, ELECTRO-OPTICAL DEVICE, AND SENSOR
US7863607B2 (en)2007-06-142011-01-04Samsung Electronics Co., Ltd.Thin film transistor array panel and manufacturing method thereof
WO2011013626A1 (en)2009-07-312011-02-03富士フイルム株式会社Vapor deposition material for organic device and method for manufacturing organic device
WO2011013507A1 (en)2009-07-312011-02-03富士フイルム株式会社Organic electroluminescent element and method for manufacturing same
JP2011035376A (en)*2009-07-092011-02-17Ricoh Co LtdField effect transistor and method of manufacturing the same
KR20110028386A (en)*2008-07-022011-03-17어플라이드 머티어리얼스, 인코포레이티드 Capping layers for metal oxynitride TFTs
JP2011054812A (en)*2009-09-032011-03-17Hitachi LtdThin film transistor, and method for manufacturing the same
US20110073856A1 (en)*2009-09-302011-03-31Canon Kabushiki KaishaThin film transistor
WO2011043216A1 (en)*2009-10-092011-04-14Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including the same
WO2011048968A1 (en)2009-10-212011-04-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
JP2011086962A (en)*2011-01-262011-04-28Semiconductor Energy Lab Co LtdMethod of manufacturing semiconductor device
EP2320490A2 (en)2009-11-092011-05-11FUJIFILM CorporationOrganic electroluminescent device
JP2011119714A (en)*2009-11-062011-06-16Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
JP2011123986A (en)*2009-11-132011-06-23Semiconductor Energy Lab Co LtdSemiconductor device and method for driving the same
JP2011124360A (en)*2009-12-102011-06-23Fujifilm CorpThin-film transistor and method for manufacturing the same, and device including the same
WO2011089848A1 (en)*2010-01-202011-07-28Semiconductor Energy Laboratory Co., Ltd.Electronic device and electronic system
WO2011102500A1 (en)2010-02-162011-08-25Ricoh Company, Ltd.Field effect transistor, display element, image display device, and system
US8008627B2 (en)2007-09-212011-08-30Fujifilm CorporationRadiation imaging element
JP2011175251A (en)*2010-01-292011-09-08Semiconductor Energy Lab Co LtdMethod for driving liquid crystal display device
WO2011114886A1 (en)2010-03-152011-09-22富士フイルム株式会社Method for producing organic electroluminescence element
US8080434B2 (en)2008-11-212011-12-20Sony CorporationNondestructive testing method for oxide semiconductor layer and method for making oxide semiconductor layer
JP2012009845A (en)*2010-05-212012-01-12Semiconductor Energy Lab Co LtdSemiconductor device
EP2422372A1 (en)*2009-04-242012-02-29Panasonic CorporationOxide semiconductor
WO2012035281A1 (en)2010-09-132012-03-22Panasonic CorporationMethod for manufacturing a metal oxide semiconductor
US8153031B2 (en)2007-05-112012-04-10Idemitsu Kosan Co., Ltd.In-Ga-Zn-Sn type oxide sinter and target for physical film deposition
US8154017B2 (en)2007-04-252012-04-10Canon Kabushiki KaishaAmorphous oxide semiconductor, semiconductor device, and thin film transistor
US8193031B2 (en)2009-11-202012-06-05Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US8203143B2 (en)2008-08-142012-06-19Fujifilm CorporationThin film field effect transistor
EP2135289A4 (en)*2007-04-052012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE
EP2135287A4 (en)*2007-04-102012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE
EP2135288A4 (en)*2007-04-052012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND MATRIXING METHOD
US8242837B2 (en)2009-10-212012-08-14Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
KR20120091294A (en)2009-11-062012-08-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
JP2012160745A (en)*2008-09-192012-08-23Semiconductor Energy Lab Co LtdSemiconductor device
JP2012169612A (en)*2011-01-272012-09-06Semiconductor Energy Lab Co LtdSemiconductor device
KR20120103485A (en)*2011-03-102012-09-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
EP2503597A1 (en)2011-03-252012-09-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor device
KR20120109350A (en)2011-03-252012-10-08가부시키가이샤 한도오따이 에네루기 켄큐쇼 Oxide semiconductor film and semiconductor device
JP2012216853A (en)*2009-06-302012-11-08Semiconductor Energy Lab Co LtdManufacturing method for semiconductor device
JP2012216863A (en)*2007-05-082012-11-08Idemitsu Kosan Co LtdSemiconductor device, thin film transistor and manufacturing methods of the same
US8309956B2 (en)2008-12-032012-11-13Sony CorporationThin film transistor, display unit, and method of manufacturing thin film transistor
JP2012231133A (en)*2011-04-132012-11-22Semiconductor Energy Lab Co LtdOxide semiconductor film and semiconductor device
US8319218B2 (en)2009-10-082012-11-27Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor layer and semiconductor device
JP2012244145A (en)*2011-05-172012-12-10Samsung Mobile Display Co LtdOxide semiconductor element, manufacturing method for the same, display device including the same, and manufacturing method for display device including the same
KR20130006310A (en)2011-07-082013-01-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2013016829A (en)*2012-08-282013-01-24Canon IncThin-film transistor and method of manufacturing the same
JP2013021312A (en)*2011-06-172013-01-31Semiconductor Energy Lab Co LtdSemiconductor device and semiconductor device manufacturing method
JP2013038401A (en)*2011-07-082013-02-21Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing semiconductor device
JP2013038400A (en)*2011-07-082013-02-21Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing semiconductor device
US8390044B2 (en)2009-11-272013-03-05Semiconductor Energy Laboratory Co., Ltd.Non-linear element, display device including non-linear element, and electronic device including display device
JP2013048007A (en)*2009-10-302013-03-07Semiconductor Energy Lab Co LtdSemiconductor device
US8400187B2 (en)2009-10-162013-03-19Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US8415198B2 (en)2006-08-232013-04-09Canon Kabushiki KaishaProduction method of thin film transistor using amorphous oxide semiconductor film
US8415667B2 (en)2009-12-042013-04-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
WO2013051644A1 (en)*2011-10-072013-04-11住友電気工業株式会社Insulating film and production method for same
US8421068B2 (en)2009-10-162013-04-16Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8432718B2 (en)2009-12-042013-04-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory device
US8436342B2 (en)2009-01-122013-05-07Samsung Display Co., Ltd.Organic light emitting display device and method of manufacturing the same
JP2013084725A (en)*2011-10-072013-05-09Sumitomo Electric Ind LtdSemiconductor element
KR20130051020A (en)2009-11-282013-05-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
KR20130061633A (en)2011-12-012013-06-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2013118401A (en)*2013-02-222013-06-13Semiconductor Energy Lab Co LtdSemiconductor device
US8482690B2 (en)2009-10-092013-07-09Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device and electronic device including the same
US8492756B2 (en)2009-01-232013-07-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8492806B2 (en)2009-10-302013-07-23Semiconductor Energy Laboratory Co., Ltd.Non-linear element, display device including non-linear element, and electronic device including display device
US8501564B2 (en)2009-12-042013-08-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor element, semiconductor device, and method for manufacturing the same
US8502226B2 (en)2010-02-262013-08-06Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device
JPWO2012002574A1 (en)*2010-07-022013-08-29合同会社先端配線材料研究所 Thin film transistor
DE112011104002T5 (en)2010-12-032013-08-29Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor layer and semiconductor device
JP2013175747A (en)*2013-04-032013-09-05Idemitsu Kosan Co LtdCrystal oxide semiconductor and thin film transistor formed by using the same
US8530285B2 (en)2009-12-282013-09-10Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
JP2013191850A (en)*2007-03-202013-09-26Idemitsu Kosan Co LtdSputtering target, oxide semiconductor film, and semiconductor device
KR20130121723A (en)2012-04-272013-11-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US20130299824A1 (en)*2008-11-072013-11-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US8598635B2 (en)2009-10-302013-12-03Semiconductor Energy Laboratory Co., Ltd.Transistor
US8624245B2 (en)2009-12-042014-01-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8629432B2 (en)2009-01-162014-01-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20140007022A (en)2009-10-162014-01-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device and electronic device
JP2014011425A (en)*2012-07-032014-01-20Tokyo Institute Of TechnologyThin-film transistor structure using amorphous oxide semiconductor as active layer and method of manufacturing the same
US8637861B2 (en)2009-11-202014-01-28Semiconductor Energy Laboratory Co., Ltd.Transistor having oxide semiconductor with electrode facing its side surface
US8643004B2 (en)2009-10-302014-02-04Semiconductor Energy Laboratory Co., Ltd.Power diode including oxide semiconductor
US8642412B2 (en)2009-10-212014-02-04Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing an oxide-based semiconductor thin film transistor (TFT) including out diffusing hydrogen or moisture from the oxide semiconductor layer into an adjacent insulating layer which contains a halogen element
US8642380B2 (en)2010-07-022014-02-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
US8664097B2 (en)2010-09-132014-03-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
KR20140026659A (en)2009-10-212014-03-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and electronic device including display device
JP2014053421A (en)*2012-09-062014-03-20Sharp CorpSolar cell
KR20140039986A (en)2012-09-242014-04-02제이에스알 가부시끼가이샤Radiation-sensitive resin composition, polyimide film, semiconductor device, and organic el element
US8704218B2 (en)2009-10-302014-04-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an oxide semiconductor film
KR20140064730A (en)2011-09-072014-05-28히데오 카와노Active matrix display device
US8748880B2 (en)2009-11-202014-06-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor
US8748215B2 (en)2009-11-282014-06-10Semiconductor Energy Laboratory Co., Ltd.Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device
US8766608B2 (en)2009-10-302014-07-01Semiconductor Energy Laboratory Co., Ltd.Voltage regulator circuit and semiconductor device, including transistor using oxide semiconductor
US8765522B2 (en)2009-11-282014-07-01Semiconductor Energy Laboratory Co., Ltd.Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device
US8772160B2 (en)2010-02-262014-07-08Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor element and deposition apparatus
US8779419B2 (en)2007-03-232014-07-15Idemitsu Kosan Co., Ltd.Semiconductor device, polycrystalline semiconductor thin film, process for producing polycrystalline semiconductor thin film, field effect transistor, and process for producing field effect transistor
US8829586B2 (en)2010-02-052014-09-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device having oxide semiconductor layer
JP2014168062A (en)*2009-03-062014-09-11Semiconductor Energy Lab Co LtdSemiconductor device
US8866984B2 (en)2010-01-242014-10-21Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
JP2014205902A (en)*2012-11-082014-10-30株式会社半導体エネルギー研究所Metal oxide film and method for forming metal oxide film
US8879010B2 (en)2010-01-242014-11-04Semiconductor Energy Laboratory Co., Ltd.Display device
US8890555B2 (en)2010-04-282014-11-18Semiconductor Energy Laboratory Co., Ltd.Method for measuring transistor
US8912016B2 (en)2010-06-252014-12-16Semiconductor Energy Laboratory Co., Ltd.Manufacturing method and test method of semiconductor device
US8916865B2 (en)2010-06-182014-12-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
EP2819175A1 (en)2013-06-282014-12-31Ricoh Company, Ltd.Field-effect transistor, display element, image display device, and system
JP2015015478A (en)*2009-09-162015-01-22株式会社半導体エネルギー研究所 Semiconductor device
JP2015019086A (en)*2008-10-032015-01-29株式会社半導体エネルギー研究所 Semiconductor device
JP2015029087A (en)*2013-06-282015-02-12株式会社半導体エネルギー研究所 Semiconductor device
US8963517B2 (en)2009-10-212015-02-24Semiconductor Energy Laboratory Co., Ltd.Voltage regulator circuit comprising transistor which includes an oixide semiconductor
JP2015038980A (en)*2013-07-192015-02-26株式会社半導体エネルギー研究所Oxide semiconductor film, process of manufacturing the same, and semiconductor device
KR20150023313A (en)*2012-05-312015-03-05이데미쓰 고산 가부시키가이샤Sputtering target
JP2015092615A (en)*2009-09-242015-05-14株式会社半導体エネルギー研究所Semiconductor device
US9034104B2 (en)2009-12-182015-05-19Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor device comprising single- and multi-component oxide semiconductor layers
US9040984B2 (en)2012-11-152015-05-26Semiconductor Energy Laboratory Co., Ltd.Transistor with ZrO or HfO gate insulator sandwiched between two SiO or AIO gate insulators over an oxide semiconductor film
US9040981B2 (en)2012-01-202015-05-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9048094B2 (en)2009-09-242015-06-02Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device comprising forming oxide semiconductor by sputtering
WO2015079377A1 (en)*2013-11-292015-06-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
US9054137B2 (en)2009-06-302015-06-09Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9064966B2 (en)2012-12-282015-06-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor
JP2015122539A (en)*2008-09-012015-07-02株式会社半導体エネルギー研究所 Oxide semiconductor film and semiconductor device
JP2015128165A (en)*2008-10-032015-07-09株式会社半導体エネルギー研究所 Oxide semiconductor layer
DE102015201707A1 (en)2014-02-052015-08-06Semiconductor Energy Laboratory Co., Ltd. A semiconductor device, a display device including the semiconductor device, a display module that includes the display device, and an electronic device that includes the semiconductor device, the display device, and the display module
JP2015144280A (en)*2008-11-072015-08-06株式会社半導体エネルギー研究所Method of manufacturing semiconductor device
US9105609B2 (en)2009-10-302015-08-11Semiconductor Energy Laboratory Co., Ltd.Oxide-based semiconductor non-linear element having gate electrode electrically connected to source or drain electrode
KR20150093616A (en)2014-02-072015-08-18가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
JP2015149489A (en)*2008-09-012015-08-20株式会社半導体エネルギー研究所Oxide semiconductor film and semiconductor device
US9117713B2 (en)2009-11-062015-08-25Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising a gate of an amplifier transistor under an insulating layer and a transfer transistor channel over the insulating layer the amplifier transistor and transfer transistor overlapping
KR20150107622A (en)2014-03-132015-09-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
KR20150107633A (en)2014-03-132015-09-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Imaging device
KR20150110340A (en)2014-03-202015-10-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including semiconductor device, display module including display device, and electronic device including semiconductor device, display device, and display module
US9153650B2 (en)2013-03-192015-10-06Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor
US9153703B2 (en)2007-02-282015-10-06Canon Kabushiki KaishaThin-film transistor and method of manufacturing same
JP2015207781A (en)*2008-08-082015-11-19株式会社半導体エネルギー研究所semiconductor device
KR20150131978A (en)2014-05-152015-11-25가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the same
JP2015216393A (en)*2011-06-102015-12-03株式会社半導体エネルギー研究所Semiconductor device
US9218081B2 (en)2010-04-282015-12-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
EP2966691A1 (en)2014-07-112016-01-13Ricoh Company, Ltd.Coating liquid for producing n-type oxide semiconductor, field-effect-transistor, display element, image display device, and system
US9245484B2 (en)2009-10-212016-01-26Semiconductor Energy Laboratory Co., Ltd.E-book reader
US9249032B2 (en)2007-05-072016-02-02Idemitsu Kosan Co., Ltd.Semiconductor thin film, semiconductor thin film manufacturing method and semiconductor element
US9252171B2 (en)2010-09-062016-02-02Semiconductor Energy Laboratory Co., Ltd.Electronic device
JP2016026389A (en)*2010-04-072016-02-12株式会社神戸製鋼所Oxide for semiconductor layer of thin film transistor, sputtering target, and thin film transistor
US9269725B2 (en)2010-01-242016-02-23Semiconductor Energy Laboratory Co., Ltd.Display device
US9269571B2 (en)2010-02-262016-02-23Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9287352B2 (en)2013-06-192016-03-15Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and formation method thereof
WO2016056452A1 (en)*2014-10-082016-04-14シャープ株式会社Semiconductor device and method for manufacturing same
US9356098B2 (en)2013-12-272016-05-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor film
JP2016105502A (en)*2008-07-162016-06-09シーブライト・インコーポレイテッドCbrite Inc.Metal oxide semiconductor device and method of manufacturing semiconductor device
US9368640B2 (en)2009-11-282016-06-14Semiconductor Energy Laboratory Co., Ltd.Transistor with stacked oxide semiconductor films
JP2016131252A (en)*2009-10-092016-07-21株式会社半導体エネルギー研究所Semiconductor device
JP2016157507A (en)*2010-02-192016-09-01株式会社半導体エネルギー研究所Semiconductor device and method of manufacturing semiconductor device
JP2016167623A (en)*2008-07-312016-09-15株式会社半導体エネルギー研究所Semiconductor device
KR20160118303A (en)2014-02-072016-10-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20160121475A (en)*2008-12-242016-10-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor layer, passive element, and semiconductor device
JP2016184764A (en)*2013-12-122016-10-20株式会社半導体エネルギー研究所 Semiconductor device
KR20160126991A (en)2014-02-282016-11-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the semiconductor device
JP2016192567A (en)*2010-08-252016-11-10株式会社半導体エネルギー研究所Oxide layer and semiconductor device
US9496404B2 (en)2010-03-052016-11-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20160145031A (en)2014-04-182016-12-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device having the same
JPWO2014103323A1 (en)*2012-12-282017-01-12出光興産株式会社 Thin film field effect transistor
JP2017017345A (en)*2011-12-232017-01-19株式会社半導体エネルギー研究所 Semiconductor device
US9559208B2 (en)2009-10-212017-01-31Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device and electronic device including the same
US9564535B2 (en)2014-02-282017-02-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US9577110B2 (en)2013-12-272017-02-21Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including an oxide semiconductor and the display device including the semiconductor device
KR20170020818A (en)2014-06-202017-02-24가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device having the same
US9590111B2 (en)2013-11-062017-03-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
JP2017055136A (en)*2010-04-232017-03-16株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US9627413B2 (en)2013-12-122017-04-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device
US9653487B2 (en)2014-02-052017-05-16Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, module, and electronic device
US9704704B2 (en)2014-10-282017-07-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the same
US9704446B2 (en)2010-02-122017-07-11Semiconductor Energy Laboratory Co., Ltd.Display device and driving method
US9722090B2 (en)2014-06-232017-08-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including first gate oxide semiconductor film, and second gate
US9734780B2 (en)2010-07-012017-08-15Semiconductor Energy Laboratory Co., Ltd.Driving method of liquid crystal display device
US9735282B2 (en)2014-12-292017-08-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device having semiconductor device
US9748403B2 (en)2015-05-222017-08-29Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US9755084B2 (en)2012-02-092017-09-05Semiconductor Energy Laboratory Co., Ltd.Multi-level stacked transistor device including capacitor and different semiconductor materials
US9780121B2 (en)2014-03-072017-10-03Semiconductor Energy Laboratory Co., Ltd.Touch sensor, touch panel, and manufacturing method of touch panel
JP2017183737A (en)*2011-06-292017-10-05株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US9817040B2 (en)2014-02-212017-11-14Semiconductor Energy Laboratory Co., Ltd.Measuring method of low off-state current of transistor
US9837547B2 (en)2015-05-222017-12-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide conductor and display device including the semiconductor device
KR101817929B1 (en)2008-11-282018-01-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Photosensor and display device
US9887291B2 (en)2014-03-192018-02-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, or the display module
US9893202B2 (en)2015-08-192018-02-13Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
JP2018029195A (en)*2012-08-102018-02-22株式会社半導体エネルギー研究所Semiconductor device
US9905435B2 (en)2014-09-122018-02-27Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device comprising oxide semiconductor film
KR20180027625A (en)2009-10-302018-03-14가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9985056B2 (en)2015-10-122018-05-29Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device
US10002971B2 (en)2014-07-032018-06-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US10032888B2 (en)2014-08-222018-07-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, method for manufacturing semiconductor device, and electronic appliance having semiconductor device
US10043918B2 (en)2011-07-082018-08-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20180099666A (en)2015-12-282018-09-05가부시키가이샤 한도오따이 에네루기 켄큐쇼 Display device, display module, and electronic device
JP2018139297A (en)*2009-09-242018-09-06株式会社半導体エネルギー研究所 Display device
JP2018164107A (en)*2013-04-122018-10-18株式会社半導体エネルギー研究所Transistor
JP2018177621A (en)*2017-04-212018-11-15学校法人東京理科大学 Oxide semiconductor single crystal, method for producing the same, transparent conductive material, and transparent conductive substrate
US10141342B2 (en)2014-09-262018-11-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device
KR20180132979A (en)2009-10-302018-12-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US10158026B2 (en)2012-04-132018-12-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including oxide semiconductor stacked layers
US10205030B2 (en)2008-08-082019-02-12Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US10204798B2 (en)2016-02-182019-02-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
KR20190019108A (en)*2010-09-132019-02-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
US10290656B2 (en)2014-05-302019-05-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor film electrical characteristic change of which is inhibited
JP2019106545A (en)*2011-10-272019-06-27株式会社半導体エネルギー研究所Semiconductor device
US10381486B2 (en)2015-07-302019-08-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US10396210B2 (en)2014-12-262019-08-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with stacked metal oxide and oxide semiconductor layers and display device including the semiconductor device
US10423254B2 (en)2015-05-292019-09-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device having semiconductor device
JP2019179932A (en)*2009-11-062019-10-17株式会社半導体エネルギー研究所Transistor and display device
US10468535B2 (en)2010-04-072019-11-05Kobe Steel, Ltd.Oxide for semiconductor layer of thin film transistor, sputtering target, and thin film transistor
KR20190127750A (en)2017-03-302019-11-13이데미쓰 고산 가부시키가이샤 Garnet compounds, oxide sintered bodies, oxide semiconductor thin films, thin film transistors, electronic devices, and image sensors
KR20200007067A (en)*2008-10-312020-01-21가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2020053529A (en)*2018-09-262020-04-02三国電子有限会社Transistor, manufacturing method of transistor, and display device including transistor
WO2020170068A1 (en)*2019-02-222020-08-27株式会社半導体エネルギー研究所Metal oxide, and transistor having metal oxide
JP2020205427A (en)*2012-02-092020-12-24株式会社半導体エネルギー研究所 Liquid crystal display device
US11024725B2 (en)2015-07-242021-06-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including metal oxide film
JP2022008359A (en)*2009-02-272022-01-13株式会社半導体エネルギー研究所 Semiconductor device
JP2022022462A (en)*2009-12-112022-02-03株式会社半導体エネルギー研究所 Electroluminescence display device
US11329166B2 (en)2015-11-202022-05-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, and an electronic device including the semiconductor device
US11476450B2 (en)2019-02-222022-10-18Mikuni Electron CorporationDisplay device
US11502203B2 (en)2017-03-212022-11-15Ricoh Company, Ltd.Coating liquid for forming metal oxide film, oxide film, field-effect transistor, and method for producing the same
US11626463B2 (en)2017-05-312023-04-11Mikuni Electron CorporationDisplay device and method for manufacturing the same
US11630360B2 (en)2020-02-052023-04-18Mikuni Electron CorporationLiquid crystal display device
JP2023090716A (en)*2009-12-042023-06-29株式会社半導体エネルギー研究所Semiconductor device
JP2023126650A (en)*2009-10-212023-09-07株式会社半導体エネルギー研究所Semiconductor device and memory element
US12009432B2 (en)2021-03-052024-06-11Semiconductor Energy Laboratory Co., Ltd.Transistor and display device
JP2024164180A (en)*2013-01-212024-11-26株式会社半導体エネルギー研究所 Semiconductor Device
JP2025063174A (en)*2008-09-122025-04-15株式会社半導体エネルギー研究所 Display device
US12433090B2 (en)2018-08-312025-09-30Mikuni Electron CorporationOrganic electroluminescence element including carrier injection amount control electrode

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JP5797449B2 (en)2010-05-132015-10-21株式会社半導体エネルギー研究所 Semiconductor device evaluation method
JP7493666B1 (en)2023-12-152024-05-31株式会社アルバック Oxide semiconductor thin film, thin film semiconductor device and method for manufacturing same, and sputtering target and method for manufacturing same

Citations (8)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH05251705A (en)*1992-03-041993-09-28Fuji Xerox Co LtdThin-film transistor
JPH07218460A (en)*1994-02-041995-08-18Toyota Central Res & Dev Lab Inc NOx gas detection semiconductor and manufacturing method thereof
JP2000228516A (en)*1999-02-082000-08-15Tdk Corp Semiconductor laminated thin films, electronic devices and diodes
JP2002076356A (en)*2000-09-012002-03-15Japan Science & Technology Corp Semiconductor device
JP2002289859A (en)*2001-03-232002-10-04Minolta Co Ltd Thin film transistor
JP2004103957A (en)*2002-09-112004-04-02Japan Science & Technology Corp Transparent thin film field effect transistor using homologous thin film as active layer
JP2004311784A (en)*2003-04-082004-11-04Fuji Xerox Co Ltd Photodetector and mounting method thereof
WO2005088726A1 (en)*2004-03-122005-09-22Japan Science And Technology AgencyAmorphous oxide and thin film transistor

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH05251705A (en)*1992-03-041993-09-28Fuji Xerox Co LtdThin-film transistor
JPH07218460A (en)*1994-02-041995-08-18Toyota Central Res & Dev Lab Inc NOx gas detection semiconductor and manufacturing method thereof
JP2000228516A (en)*1999-02-082000-08-15Tdk Corp Semiconductor laminated thin films, electronic devices and diodes
JP2002076356A (en)*2000-09-012002-03-15Japan Science & Technology Corp Semiconductor device
JP2002289859A (en)*2001-03-232002-10-04Minolta Co Ltd Thin film transistor
JP2004103957A (en)*2002-09-112004-04-02Japan Science & Technology Corp Transparent thin film field effect transistor using homologous thin film as active layer
JP2004311784A (en)*2003-04-082004-11-04Fuji Xerox Co Ltd Photodetector and mounting method thereof
WO2005088726A1 (en)*2004-03-122005-09-22Japan Science And Technology AgencyAmorphous oxide and thin film transistor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
神谷 利夫、野村 研二、高木 章宏、太田 裕道、柳 博、平野 正浩、細野 秀雄 : "高移動度(>10cm2/Vs)を有するアモルファス酸化物半導体InGaZnO4の室温製膜とキャリア輸", 第65回応用物理学会学術講演会講演予稿集, vol. 第2分冊, JPN6011051800, 1 September 2004 (2004-09-01), JP, pages 791, ISSN: 0002036860*
野村 研二、高木 章宏、太田 裕道、柳 博、神谷 利夫、平野 正浩、細野 秀雄: "透明アモルファス酸化物半導体InGaZnO4のキャリア輸送特性", 第51回応用物理学関係連合講演会講演予稿集, vol. 第2分冊, JPN6011051801, 28 March 2004 (2004-03-28), JP, pages 669, ISSN: 0002358646*

Cited By (885)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US8889480B2 (en)2006-08-092014-11-18Nlt Technologies, Ltd.Method of fabricating a thin-film device
US9209026B2 (en)2006-08-092015-12-08Nlt Technologies, Ltd.Method of fabricating a thin-film device
US8420442B2 (en)2006-08-092013-04-16Nlt Technologies, Ltd.Method of fabricating a thin-film device
US7884360B2 (en)2006-08-092011-02-08Nec Lcd Technologies, Ltd.Thin-film device and method of fabricating the same
JP2008042088A (en)*2006-08-092008-02-21Nec Corp Thin film device and manufacturing method thereof
US8415198B2 (en)2006-08-232013-04-09Canon Kabushiki KaishaProduction method of thin film transistor using amorphous oxide semiconductor film
JP2008085048A (en)*2006-09-272008-04-10Canon Inc Semiconductor device and manufacturing method of semiconductor device
US8784700B2 (en)2006-12-132014-07-22Idemitsu Kosan Co., Ltd.Sputtering target and oxide semiconductor film
EP2471972A1 (en)2006-12-132012-07-04Idemitsu Kosan Co., Ltd.Sputtering target
EP2669402A1 (en)2006-12-132013-12-04Idemitsu Kosan Co., Ltd.Sputtering target and oxide semiconductor film
WO2008072486A1 (en)2006-12-132008-06-19Idemitsu Kosan Co., Ltd.Sputtering target and oxide semiconductor film
JP2010518619A (en)*2007-02-052010-05-27ユニベルシダデ ノバ デ リスボア Electronic semiconductor devices based on copper-nickel and gallium-tin-zinc-copper-titanium p-type and n-type oxides, peripheral devices and manufacturing processes thereof
US8558323B2 (en)2007-02-092013-10-15Samsung Electronics Co., LtdThin film transistors having multi-layer channel
JP2008199005A (en)*2007-02-092008-08-28Samsung Electronics Co Ltd Thin film transistor and manufacturing method thereof
US9153703B2 (en)2007-02-282015-10-06Canon Kabushiki KaishaThin-film transistor and method of manufacturing same
JP2013191850A (en)*2007-03-202013-09-26Idemitsu Kosan Co LtdSputtering target, oxide semiconductor film, and semiconductor device
US8779419B2 (en)2007-03-232014-07-15Idemitsu Kosan Co., Ltd.Semiconductor device, polycrystalline semiconductor thin film, process for producing polycrystalline semiconductor thin film, field effect transistor, and process for producing field effect transistor
JP2008243928A (en)*2007-03-262008-10-09Idemitsu Kosan Co Ltd Amorphous oxide semiconductor thin film, manufacturing method thereof, thin film transistor manufacturing method, field effect transistor, light emitting device, display device, and sputtering target
TWI447914B (en)*2007-03-262014-08-01Idemitsu Kosan Co An amorphous oxide semiconductor thin film, a method for manufacturing the same, a method for manufacturing a thin film transistor, a field effect transistor, a light emitting device, a display device, and a sputtering target
US8232552B2 (en)2007-03-262012-07-31Idemitsu Kosan Co., Ltd.Noncrystalline oxide semiconductor thin film, process for producing the noncrystalline oxide semiconductor thin film, process for producing thin-film transistor, field-effect-transistor, light emitting device, display device, and sputtering target
WO2008117810A1 (en)*2007-03-262008-10-02Idemitsu Kosan Co., Ltd.Noncrystalline oxide semiconductor thin film, process for producing the noncrystalline oxide semiconductor thin film, process for producing thin-film transistor, field-effect transistor, light emitting device, display device, and sputtering target
JP2009212497A (en)*2007-03-272009-09-17Fujifilm CorpThin film field effect transistor and display using the same
JP2009212476A (en)*2007-03-272009-09-17Fujifilm CorpThin film field effect transistor and display using the same
US8178926B2 (en)2007-03-272012-05-15Fujifilm CorporationThin film field effect transistor and display
JP2015038895A (en)*2007-03-272015-02-26富士フイルム株式会社 Thin film field effect transistor and display device using the same
EP1976018A2 (en)2007-03-272008-10-01FUJIFILM CorporationThin film field efect transistor and display
JP2008252097A (en)*2007-03-292008-10-16Korea Advanced Inst Of Science & Technol Method for manufacturing thin film transistor having titanium oxide as active layer and structure thereof
EP2135288A4 (en)*2007-04-052012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND MATRIXING METHOD
EP2135289A4 (en)*2007-04-052012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE
JPWO2008126729A1 (en)*2007-04-062010-07-22シャープ株式会社 Semiconductor device, method for manufacturing the same, and electronic device including the semiconductor device
WO2008126729A1 (en)*2007-04-062008-10-23Sharp Kabushiki KaishaSemiconductor element, method for manufacturing the semiconductor element, and electronic device provided with the semiconductor element
EP2135287A4 (en)*2007-04-102012-07-04Fujifilm Corp ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE
JP2009275236A (en)*2007-04-252009-11-26Canon IncSemiconductor of oxynitride
US8154017B2 (en)2007-04-252012-04-10Canon Kabushiki KaishaAmorphous oxide semiconductor, semiconductor device, and thin film transistor
US8502222B2 (en)2007-04-252013-08-06Canon Kabushiki KaishaAmorphous oxide semiconductor, semiconductor device, thin film transistor and display device
US9249032B2 (en)2007-05-072016-02-02Idemitsu Kosan Co., Ltd.Semiconductor thin film, semiconductor thin film manufacturing method and semiconductor element
JP2012216863A (en)*2007-05-082012-11-08Idemitsu Kosan Co LtdSemiconductor device, thin film transistor and manufacturing methods of the same
US8748879B2 (en)2007-05-082014-06-10Idemitsu Kosan Co., Ltd.Semiconductor device, thin film transistor and a method for producing the same
US8153031B2 (en)2007-05-112012-04-10Idemitsu Kosan Co., Ltd.In-Ga-Zn-Sn type oxide sinter and target for physical film deposition
US7863607B2 (en)2007-06-142011-01-04Samsung Electronics Co., Ltd.Thin film transistor array panel and manufacturing method thereof
JP2009010348A (en)*2007-06-272009-01-15Samsung Electronics Co Ltd Channel layer and method for forming the same, thin film transistor including the channel layer, and method for manufacturing the same
JP2009031761A (en)*2007-06-292009-02-12Fujifilm Corp Organic EL display device and manufacturing method thereof
KR101603180B1 (en)*2007-08-022016-03-15어플라이드 머티어리얼스, 인코포레이티드Thin film transistors using thin film semiconductor materials
JP2015065463A (en)*2007-08-022015-04-09アプライド マテリアルズ インコーポレイテッドApplied Materials,IncorporatedThin film transistors using thin film semiconductor materials
JP2017112380A (en)*2007-08-022017-06-22アプライド マテリアルズ インコーポレイテッドApplied Materials,IncorporatedThin film transistors using thin film semiconductor materials
KR20150058549A (en)*2007-08-022015-05-28어플라이드 머티어리얼스, 인코포레이티드Thin film transistors using thin film semiconductor materials
KR101536101B1 (en)*2007-08-022015-07-13어플라이드 머티어리얼스, 인코포레이티드Thin film transistors using thin film semiconductor materials
JP2010535431A (en)*2007-08-022010-11-18アプライド マテリアルズ インコーポレイテッド Thin film transistor using thin film semiconductor material
US8008627B2 (en)2007-09-212011-08-30Fujifilm CorporationRadiation imaging element
JP2009094465A (en)*2007-09-212009-04-30Fujifilm Corp Radiation imaging device
EP2061086A2 (en)2007-11-152009-05-20FUJIFILM CorporationThin film field effect transistor and display using the same
EP2061087A2 (en)2007-11-152009-05-20FUJIFILM CorporationThin film field effect transistor and display using the same
JP2009141342A (en)*2007-11-152009-06-25Fujifilm Corp Thin film field effect transistor and display device using the same
JP2009141341A (en)*2007-11-152009-06-25Fujifilm Corp Thin film field effect transistor and display device using the same
US8319214B2 (en)2007-11-152012-11-27Fujifilm CorporationThin film field effect transistor with amorphous oxide active layer and display using the same
KR101421304B1 (en)2007-11-152014-07-18후지필름 가부시키가이샤 Thin film field effect transistor and display device using same
US7982216B2 (en)2007-11-152011-07-19Fujifilm CorporationThin film field effect transistor with amorphous oxide active layer and display using the same
KR101421303B1 (en)2007-11-152014-07-18후지필름 가부시키가이샤 Thin film field effect transistor and display device using same
EP2061086B1 (en)*2007-11-152015-03-18FUJIFILM CorporationThin film field effect transistor and display using the same
US7855369B2 (en)2007-11-262010-12-21Fujifilm CorporationRadiation imaging element
JP2010103451A (en)*2007-11-262010-05-06Fujifilm CorpThin film field-effect type transistor and field light-emitting device using it
US8723175B2 (en)2007-12-082014-05-13Idemitsu Kosan Co., Ltd.Oxide semiconductor field effect transistor and method for manufacturing the same
US8384077B2 (en)2007-12-132013-02-26Idemitsu Kosan Co., LtdField effect transistor using oxide semicondutor and method for manufacturing the same
US8981369B2 (en)2007-12-132015-03-17Idemitsu Kosan Co., LtdField effect transistor using oxide semiconductor and method for manufacturing the same
WO2009075281A1 (en)*2007-12-132009-06-18Idemitsu Kosan Co., Ltd.Field effect transistor using oxide semiconductor and method for manufacturing the same
JPWO2009075281A1 (en)*2007-12-132011-04-28出光興産株式会社 Field effect transistor using oxide semiconductor and method for manufacturing the same
JP2014029032A (en)*2007-12-132014-02-13Idemitsu Kosan Co LtdSputtering target and method for manufacturing the same
WO2009081885A1 (en)*2007-12-252009-07-02Idemitsu Kosan Co., Ltd.Oxide semiconductor field effect transistor and method for manufacturing the same
JP2014030040A (en)*2007-12-252014-02-13Idemitsu Kosan Co LtdOxide semiconductor field effect transistor and manufacturing method of the same
US8791457B2 (en)2007-12-252014-07-29Idemitsu Kosan Co., Ltd.Oxide semiconductor field effect transistor and method for manufacturing the same
JPWO2009081885A1 (en)*2007-12-252011-05-06出光興産株式会社 Oxide semiconductor field effect transistor and manufacturing method thereof
US8461583B2 (en)2007-12-252013-06-11Idemitsu Kosan Co., Ltd.Oxide semiconductor field effect transistor and method for manufacturing the same
KR101516034B1 (en)*2007-12-252015-05-04이데미쓰 고산 가부시키가이샤Oxide semiconductor field effect transistor and method for manufacturing the same
JP2009188213A (en)*2008-02-062009-08-20Fujifilm Corp Thin film field effect transistor and display device using the same
JP2009224479A (en)*2008-03-142009-10-01Fujifilm CorpThin film field-effect transistor and method of manufacturing the same
JP2009231613A (en)*2008-03-242009-10-08Fujifilm CorpThin film field effect transistor and display unit
US8188480B2 (en)2008-03-242012-05-29Fujifilm CorporationThin film field effect transistor and display
US7804088B2 (en)2008-04-042010-09-28Fujifilm CorporationSemiconductor device, manufacturing method of semiconductor device, display device, and manufacturing method of display device
JP2009275272A (en)*2008-05-162009-11-26Idemitsu Kosan Co LtdOxide comprising indium, gallium and zinc
WO2009151003A1 (en)2008-06-102009-12-17日鉱金属株式会社Sintered-oxide target for sputtering and process for producing the same
JP2010003822A (en)*2008-06-192010-01-07Idemitsu Kosan Co LtdThin-film transistor, and manufacturing method therefor
JP2010034534A (en)*2008-06-242010-02-12Fujifilm CorpThin-film field-effect transistor and display device
US8497502B2 (en)2008-06-242013-07-30Fujifilm CorporationThin film field effect transistor and display
KR101774520B1 (en)*2008-07-022017-09-04어플라이드 머티어리얼스, 인코포레이티드Treatment of gate dielectric for making high performance metal oxide and metal oxynitride thin film transistors
US8809132B2 (en)2008-07-022014-08-19Applied Materials, Inc.Capping layers for metal oxynitride TFTs
KR20110028386A (en)*2008-07-022011-03-17어플라이드 머티어리얼스, 인코포레이티드 Capping layers for metal oxynitride TFTs
KR101670425B1 (en)*2008-07-022016-10-28어플라이드 머티어리얼스, 인코포레이티드Capping layers for metal oxynitride tfts
JP2011527120A (en)*2008-07-022011-10-20アプライド マテリアルズ インコーポレイテッド Processing gate dielectrics to make high performance metal oxide and metal oxynitride thin film transistors
JP2011527108A (en)*2008-07-022011-10-20アプライド マテリアルズ インコーポレイテッド Thin film transistor using multiple active channel layers
KR101621840B1 (en)*2008-07-022016-05-17어플라이드 머티어리얼스, 인코포레이티드Thin film transistors using multiple active channel layers
JP2010018479A (en)*2008-07-102010-01-28Fujifilm CorpMetal oxide film, its manufacturing method, and semiconductor device
JP2010021333A (en)*2008-07-102010-01-28Fujifilm CorpMetal oxide film and method of manufacturing the same, and semiconductor device
JP2010021555A (en)*2008-07-142010-01-28Samsung Electronics Co LtdTransistor
JP2016105502A (en)*2008-07-162016-06-09シーブライト・インコーポレイテッドCbrite Inc.Metal oxide semiconductor device and method of manufacturing semiconductor device
US10930792B2 (en)2008-07-312021-02-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2016167623A (en)*2008-07-312016-09-15株式会社半導体エネルギー研究所Semiconductor device
US10559695B2 (en)2008-07-312020-02-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US9666719B2 (en)2008-07-312017-05-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2010040645A (en)*2008-08-012010-02-18Fujifilm CorpThin film field effect transistor manufacturing method and thin film field effect transistor manufactured by manufacturing method
JP2023059899A (en)*2008-08-082023-04-27株式会社半導体エネルギー研究所Semiconductor device
JP2015207781A (en)*2008-08-082015-11-19株式会社半導体エネルギー研究所semiconductor device
US10205030B2 (en)2008-08-082019-02-12Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
JP2017092493A (en)*2008-08-082017-05-25株式会社半導体エネルギー研究所 Semiconductor device
JP2021145128A (en)*2008-08-082021-09-24株式会社半導体エネルギー研究所Semiconductor device
US8203143B2 (en)2008-08-142012-06-19Fujifilm CorporationThin film field effect transistor
JP2010050165A (en)*2008-08-192010-03-04Sumitomo Chemical Co LtdSemiconductor device, method of manufacturing the same, transistor substrate, light emitting device, and display device
WO2010021106A1 (en)*2008-08-192010-02-25住友化学株式会社Semiconductor device, method for manufacturing semiconductor device, transistor substrate, light emitting device and display device
JP2010074148A (en)*2008-08-202010-04-02Ricoh Co LtdField-effect transistor, display element, image display device, and system
JP2015149489A (en)*2008-09-012015-08-20株式会社半導体エネルギー研究所Oxide semiconductor film and semiconductor device
US10128381B2 (en)2008-09-012018-11-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxygen rich gate insulating layer
JP2020205447A (en)*2008-09-012020-12-24株式会社半導体エネルギー研究所Semiconductor device
US9397194B2 (en)2008-09-012016-07-19Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device with oxide semiconductor ohmic conatct layers
JP2010062229A (en)*2008-09-012010-03-18Semiconductor Energy Lab Co LtdThin-film transistor and method of manufacturing the same
JP2015122539A (en)*2008-09-012015-07-02株式会社半導体エネルギー研究所 Oxide semiconductor film and semiconductor device
EP2161756A1 (en)2008-09-092010-03-10FUJIFILM CorporationThin film field-effect transistor and display using the same
US7994579B2 (en)2008-09-092011-08-09Fujifilm CorporationThin film field-effect transistor and display using the same
JP2025063174A (en)*2008-09-122025-04-15株式会社半導体エネルギー研究所 Display device
JP2010073881A (en)*2008-09-182010-04-02Fujifilm CorpThin-film field-effect transistor, and display device using the same
JP2019145806A (en)*2008-09-192019-08-29株式会社半導体エネルギー研究所Display device
US9343517B2 (en)2008-09-192016-05-17Semiconductor Energy Laboratory Co., Ltd.Display device
JP2012160745A (en)*2008-09-192012-08-23Semiconductor Energy Lab Co LtdSemiconductor device
US10559599B2 (en)2008-09-192020-02-11Semiconductor Energy Laboratory Co., Ltd.Display device
US10032796B2 (en)2008-09-192018-07-24Semiconductor Energy Laboratory Co., Ltd.Display device
US11610918B2 (en)2008-09-192023-03-21Semiconductor Energy Laboratory Co., Ltd.Display device
JP2010074061A (en)*2008-09-222010-04-02Fujifilm CorpThin-film field effect transistor
US10910408B2 (en)2008-10-032021-02-02Semiconductor Energy Laboratory Co., Ltd.Display device
JP2015019086A (en)*2008-10-032015-01-29株式会社半導体エネルギー研究所 Semiconductor device
US11574932B2 (en)2008-10-032023-02-07Semiconductor Energy Laboratory Co., Ltd.Display device
US12230638B2 (en)2008-10-032025-02-18Semiconductor Energy Laboratory Co., Ltd.Display device
US10685985B2 (en)2008-10-032020-06-16Semiconductor Energy Laboratory Co., Ltd.Display device
US9978776B2 (en)2008-10-032018-05-22Semiconductor Energy Laboratory Co., Ltd.Display device
JP2010109359A (en)*2008-10-032010-05-13Semiconductor Energy Lab Co Ltd Display device
US9589988B2 (en)2008-10-032017-03-07Semiconductor Energy Laboratory Co., Ltd.Display device and method for manufacturing the same
US9048144B2 (en)2008-10-032015-06-02Semiconductor Energy Laboratory Co., Ltd.Display device
US10573665B2 (en)2008-10-032020-02-25Semiconductor Energy Laboratory Co., Ltd.Display device
US9324874B2 (en)2008-10-032016-04-26Semiconductor Energy Laboratory Co., Ltd.Display device comprising an oxide semiconductor
US9659969B2 (en)2008-10-032017-05-23Semiconductor Energy Laboratory Co., Ltd.Display device
US12094884B2 (en)2008-10-032024-09-17Semiconductor Energy Laboratory Co., Ltd.Display device
JP2015128165A (en)*2008-10-032015-07-09株式会社半導体エネルギー研究所 Oxide semiconductor layer
JP2016129242A (en)*2008-10-032016-07-14株式会社半導体エネルギー研究所 Semiconductor device
EP2175495A1 (en)2008-10-102010-04-14Fujifilm CorporationSealed device
KR20200007067A (en)*2008-10-312020-01-21가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR102293971B1 (en)2008-10-312021-08-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2010133020A (en)*2008-10-312010-06-17Semiconductor Energy Lab Co LtdConductive oxynitride and method for manufacturing conductive oxynitride film
KR102171572B1 (en)*2008-10-312020-10-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR20200123763A (en)*2008-10-312020-10-30가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US11594643B2 (en)2008-10-312023-02-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2013249546A (en)*2008-10-312013-12-12Semiconductor Energy Lab Co LtdConductive film and electrode
US11107928B2 (en)2008-10-312021-08-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8716061B2 (en)2008-11-072014-05-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2015144280A (en)*2008-11-072015-08-06株式会社半導体エネルギー研究所Method of manufacturing semiconductor device
KR20100051544A (en)*2008-11-072010-05-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US20130299824A1 (en)*2008-11-072013-11-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR101683187B1 (en)*2008-11-072016-12-20가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2010135774A (en)*2008-11-072010-06-17Semiconductor Energy Lab Co LtdSemiconductor device and method for manufacturing the same
JP2014195084A (en)*2008-11-072014-10-09Semiconductor Energy Lab Co LtdSemiconductor device
US10158005B2 (en)2008-11-072018-12-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR101968895B1 (en)*2008-11-132019-04-15가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
JP2020025130A (en)*2008-11-132020-02-13株式会社半導体エネルギー研究所Semiconductor device
KR101872673B1 (en)*2008-11-132018-07-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9559212B2 (en)2008-11-132017-01-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US9112038B2 (en)2008-11-132015-08-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2018160698A (en)*2008-11-132018-10-11株式会社半導体エネルギー研究所 Semiconductor device
KR20100054105A (en)*2008-11-132010-05-24가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR20140135674A (en)*2008-11-132014-11-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR101665954B1 (en)*2008-11-132016-10-24가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2014132670A (en)*2008-11-132014-07-17Semiconductor Energy Lab Co LtdSemiconductor device
US8329506B2 (en)2008-11-202012-12-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2018191013A (en)*2008-11-202018-11-29株式会社半導体エネルギー研究所Transistor
US10403763B2 (en)2008-11-202019-09-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP7658011B2 (en)2008-11-202025-04-07株式会社半導体エネルギー研究所 Semiconductor Device
KR101772410B1 (en)*2008-11-202017-08-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Method for manufacturing semiconductor device
US9252288B2 (en)2008-11-202016-02-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2010153802A (en)*2008-11-202010-07-08Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
KR101840641B1 (en)*2008-11-202018-03-21가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9893200B2 (en)2008-11-202018-02-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8643011B2 (en)2008-11-202014-02-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2022172389A (en)*2008-11-202022-11-15株式会社半導体エネルギー研究所 semiconductor equipment
JP2024107294A (en)*2008-11-202024-08-08株式会社半導体エネルギー研究所 Semiconductor Device
US8080434B2 (en)2008-11-212011-12-20Sony CorporationNondestructive testing method for oxide semiconductor layer and method for making oxide semiconductor layer
KR101817929B1 (en)2008-11-282018-01-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Photosensor and display device
US8309956B2 (en)2008-12-032012-11-13Sony CorporationThin film transistor, display unit, and method of manufacturing thin film transistor
JP2010140919A (en)*2008-12-092010-06-24Hitachi LtdOxide semiconductor device, manufacturing method thereof, and active matrix substrate
JP2010161339A (en)*2008-12-122010-07-22Canon IncField effect transistor, and display apparatus
KR20160121475A (en)*2008-12-242016-10-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor layer, passive element, and semiconductor device
KR102111262B1 (en)*2008-12-242020-05-15가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor layer, passive element, and semiconductor device
US9941310B2 (en)2008-12-242018-04-10Semiconductor Energy Laboratory Co., Ltd.Driver circuit with oxide semiconductor layers having varying hydrogen concentrations
JP2017152704A (en)*2008-12-242017-08-31株式会社半導体エネルギー研究所Semiconductor device
JP2014116617A (en)*2008-12-252014-06-26Semiconductor Energy Lab Co LtdSemiconductor device
JP2010170110A (en)*2008-12-252010-08-05Semiconductor Energy Lab Co LtdDisplay device and method of manufacturing the same
US9112043B2 (en)2008-12-252015-08-18Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US8629434B2 (en)2008-12-252014-01-14Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US9711651B2 (en)2008-12-262017-07-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2010171404A (en)*2008-12-262010-08-05Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
JP7365459B2 (en)2008-12-262023-10-19株式会社半導体エネルギー研究所 semiconductor equipment
JP2022133321A (en)*2008-12-262022-09-13株式会社半導体エネルギー研究所 semiconductor equipment
US9136390B2 (en)2008-12-262015-09-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US12224355B2 (en)2008-12-262025-02-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US11817506B2 (en)2008-12-262023-11-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2014132664A (en)*2008-12-262014-07-17Semiconductor Energy Lab Co LtdSemiconductor device and semiconductor device manufacturing method
US8436342B2 (en)2009-01-122013-05-07Samsung Display Co., Ltd.Organic light emitting display device and method of manufacturing the same
US8629432B2 (en)2009-01-162014-01-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8884287B2 (en)2009-01-162014-11-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
WO2010084690A1 (en)2009-01-222010-07-29富士フイルム株式会社Organic electroluminescent element
US9040985B2 (en)2009-01-232015-05-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8492756B2 (en)2009-01-232013-07-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
KR101680849B1 (en)*2009-01-232016-11-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US8785929B2 (en)2009-01-232014-07-22Semiconductor Energy Laboratory Co. Ltd.Semiconductor device and method for manufacturing the same
KR101813577B1 (en)2009-02-062017-12-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
JP2010206187A (en)*2009-02-062010-09-16Semiconductor Energy Lab Co LtdSemiconductor device, and method of manufacturing the semiconductor device
KR101661709B1 (en)2009-02-062016-09-30가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
KR20100090641A (en)*2009-02-062010-08-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
US8877569B2 (en)2009-02-062014-11-04Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing thin film transistor with oxide semiconductor using sputtering method
KR20150028795A (en)*2009-02-062015-03-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
US9431427B2 (en)2009-02-062016-08-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor layer
KR101701418B1 (en)2009-02-062017-02-01가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing the semiconductor device
KR20100091108A (en)2009-02-092010-08-18소니 주식회사Thin film transistor and display unit
US8269217B2 (en)2009-02-092012-09-18Sony CorporationDisplay unit with thin film transistor having through holes in source/drain electrode
US8497504B2 (en)2009-02-092013-07-30Sony CorporationThin film transistor and display unit
JP2010199307A (en)*2009-02-252010-09-09Fujifilm CorpTop gate type field-effect transistor, manufacturing method therefor, and display including the same
JP2022008359A (en)*2009-02-272022-01-13株式会社半導体エネルギー研究所 Semiconductor device
US10700213B2 (en)2009-03-062020-06-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US9496414B2 (en)2009-03-062016-11-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2014168062A (en)*2009-03-062014-09-11Semiconductor Energy Lab Co LtdSemiconductor device
US9324878B2 (en)2009-03-062016-04-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US11715801B2 (en)2009-03-062023-08-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US9991396B2 (en)2009-03-062018-06-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US11309430B2 (en)2009-03-062022-04-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
KR20180021031A (en)*2009-03-062018-02-28가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and electronic apparatus comprising the same
US10236391B2 (en)2009-03-062019-03-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
KR101962604B1 (en)*2009-03-062019-03-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and electronic apparatus comprising the same
KR20100108245A (en)*2009-03-262010-10-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR101695149B1 (en)*2009-03-262017-01-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
EP2422372A1 (en)*2009-04-242012-02-29Panasonic CorporationOxide semiconductor
JP2010287735A (en)*2009-06-112010-12-24Fujifilm Corp THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF, ELECTRO-OPTICAL DEVICE, AND SENSOR
JP2012216853A (en)*2009-06-302012-11-08Semiconductor Energy Lab Co LtdManufacturing method for semiconductor device
US10332743B2 (en)2009-06-302019-06-25Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9576795B2 (en)2009-06-302017-02-21Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9852906B2 (en)2009-06-302017-12-26Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US10090171B2 (en)2009-06-302018-10-02Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9054137B2 (en)2009-06-302015-06-09Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US8609478B2 (en)2009-06-302013-12-17Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9136115B2 (en)2009-06-302015-09-15Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9831101B2 (en)2009-06-302017-11-28Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
JP2011035376A (en)*2009-07-092011-02-17Ricoh Co LtdField effect transistor and method of manufacturing the same
WO2011013626A1 (en)2009-07-312011-02-03富士フイルム株式会社Vapor deposition material for organic device and method for manufacturing organic device
WO2011013507A1 (en)2009-07-312011-02-03富士フイルム株式会社Organic electroluminescent element and method for manufacturing same
JP2011054812A (en)*2009-09-032011-03-17Hitachi LtdThin film transistor, and method for manufacturing the same
KR101928721B1 (en)*2009-09-162018-12-13가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9935202B2 (en)2009-09-162018-04-03Semiconductor Energy Laboratory Co., Ltd.Transistor and display device comprising oxide semiconductor layer
JP2015015478A (en)*2009-09-162015-01-22株式会社半導体エネルギー研究所 Semiconductor device
JP2018139297A (en)*2009-09-242018-09-06株式会社半導体エネルギー研究所 Display device
US9520288B2 (en)2009-09-242016-12-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including IGZO layer and manufacturing method thereof
US9647131B2 (en)2009-09-242017-05-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, power circuit, and manufacturing method of semiconductor device
JP2015092615A (en)*2009-09-242015-05-14株式会社半導体エネルギー研究所Semiconductor device
TWI577026B (en)*2009-09-242017-04-01半導體能源研究所股份有限公司 Semiconductor device and method of manufacturing same
US9048094B2 (en)2009-09-242015-06-02Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device comprising forming oxide semiconductor by sputtering
US10418491B2 (en)2009-09-242019-09-17Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
US20110073856A1 (en)*2009-09-302011-03-31Canon Kabushiki KaishaThin film transistor
US8344373B2 (en)*2009-09-302013-01-01Canon Kabushiki KaishaThin film transistor
EP3249698A1 (en)2009-10-082017-11-29Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor device
US9306072B2 (en)2009-10-082016-04-05Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor layer and semiconductor device
KR20160063404A (en)2009-10-082016-06-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor layer, semiconductor device and manufacturing method thereof
KR20180063355A (en)2009-10-082018-06-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor layer, semiconductor device and manufacturing method thereof
US8319218B2 (en)2009-10-082012-11-27Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor layer and semiconductor device
US8482690B2 (en)2009-10-092013-07-09Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device and electronic device including the same
JP2017108185A (en)*2009-10-092017-06-15株式会社半導体エネルギー研究所 Semiconductor device
JP2016131252A (en)*2009-10-092016-07-21株式会社半導体エネルギー研究所Semiconductor device
US8482004B2 (en)2009-10-092013-07-09Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including the same
US10566497B2 (en)2009-10-092020-02-18Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device including a first pixel and a second pixel
US12224376B2 (en)2009-10-092025-02-11Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including a first pixel and a second pixel and an oxide semiconductor region overlapping a light-emitting region
JP2020173445A (en)*2009-10-092020-10-22株式会社半導体エネルギー研究所Display device
US10411158B2 (en)2009-10-092019-09-10Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device having oxide semiconductor layer overlapping with adjacent pixel electrode
US11355669B2 (en)2009-10-092022-06-07Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including an oxide semiconductor layer
US9318654B2 (en)2009-10-092016-04-19Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including the same
WO2011043216A1 (en)*2009-10-092011-04-14Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device and electronic device including the same
JP2012252348A (en)*2009-10-092012-12-20Semiconductor Energy Lab Co LtdDisplay device
US10141450B2 (en)2009-10-092018-11-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US11901485B2 (en)2009-10-092024-02-13Semiconductor Energy Laboratory Co., Ltd.Light-emitting display device having a first pixel and a second pixel and an oxide semiconductor layer having a region overlapping a light-emitting region of the second pixel
US8421068B2 (en)2009-10-162013-04-16Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US10770597B2 (en)2009-10-162020-09-08Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US11837461B2 (en)2009-10-162023-12-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8400187B2 (en)2009-10-162013-03-19Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20200004469A (en)2009-10-162020-01-13가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9553583B2 (en)2009-10-162017-01-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with a small off current and oxide semiconductor layer having a function of a channel formation layer
KR20220150429A (en)2009-10-162022-11-10가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20240121336A (en)2009-10-162024-08-08가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10074747B2 (en)2009-10-162018-09-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US10002891B2 (en)2009-10-162018-06-19Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US10490671B2 (en)2009-10-162019-11-26Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20230135155A (en)2009-10-162023-09-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20170010075A (en)2009-10-162017-01-25가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device and electronic device
US11756966B2 (en)2009-10-162023-09-12Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20140007022A (en)2009-10-162014-01-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device and electronic device
US9666678B2 (en)2009-10-162017-05-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US11742432B2 (en)2009-10-162023-08-29Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US10777682B2 (en)2009-10-162020-09-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US12389631B2 (en)2009-10-162025-08-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US12243881B2 (en)2009-10-162025-03-04Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US12170338B2 (en)2009-10-162024-12-17Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20190090084A (en)2009-10-162019-07-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Manufacturing method of liquid crystal display device
US11302824B2 (en)2009-10-162022-04-12Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20210128503A (en)2009-10-162021-10-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10593810B2 (en)2009-10-162020-03-17Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20170039763A (en)2009-10-162017-04-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device and electronic device
US10593710B2 (en)2009-10-162020-03-17Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US9947695B2 (en)2009-10-162018-04-17Semiconductor Energy Laboratory Co., Ltd.Driver circuit comprising semiconductor device
US11056515B2 (en)2009-10-162021-07-06Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
KR20210038703A (en)2009-10-162021-04-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Manufacturing method of semiconductor device
KR20190014127A (en)2009-10-162019-02-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Manufacturing method of semiconductor device
US10211344B2 (en)2009-10-162019-02-19Semiconductor Energy Laboratory Co., Ltd.Logic circuit and semiconductor device
US8242837B2 (en)2009-10-212012-08-14Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US8963517B2 (en)2009-10-212015-02-24Semiconductor Energy Laboratory Co., Ltd.Voltage regulator circuit comprising transistor which includes an oixide semiconductor
US9236385B2 (en)2009-10-212016-01-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
WO2011048968A1 (en)2009-10-212011-04-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
JP7724818B2 (en)2009-10-212025-08-18株式会社半導体エネルギー研究所 Semiconductor devices, memory elements
US9245484B2 (en)2009-10-212016-01-26Semiconductor Energy Laboratory Co., Ltd.E-book reader
US20190012960A1 (en)2009-10-212019-01-10Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
US10319744B2 (en)2009-10-212019-06-11Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US9165502B2 (en)2009-10-212015-10-20Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
US9929281B2 (en)2009-10-212018-03-27Semiconductor Energy Laboratory Co., Ltd.Transisitor comprising oxide semiconductor
US12347368B2 (en)2009-10-212025-07-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and electronic device including semiconductor device
KR20190107198A (en)2009-10-212019-09-18가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
KR20220038542A (en)2009-10-212022-03-28가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
US9716109B2 (en)2009-10-212017-07-25Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US9735285B2 (en)2009-10-212017-08-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9679768B2 (en)2009-10-212017-06-13Semiconductor Energy Laboratory Co., Ltd.Method for removing hydrogen from oxide semiconductor layer having insulating layer containing halogen element formed thereover
US9478564B2 (en)2009-10-212016-10-25Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10115743B2 (en)2009-10-212018-10-30Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US10553726B2 (en)2009-10-212020-02-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US11107396B2 (en)2009-10-212021-08-31Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including thin film transistor including top-gate
KR20120098718A (en)2009-10-212012-09-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US12199104B2 (en)2009-10-212025-01-14Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
KR20140026659A (en)2009-10-212014-03-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and electronic device including display device
US10657882B2 (en)2009-10-212020-05-19Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
US10083651B2 (en)2009-10-212018-09-25Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
KR20170102395A (en)2009-10-212017-09-08가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and electronic device including display device
KR20170119735A (en)2009-10-212017-10-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
US12067934B2 (en)2009-10-212024-08-20Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
US8350621B2 (en)2009-10-212013-01-08Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US10714622B2 (en)2009-10-212020-07-14Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device and electronic device including the same
KR20200113037A (en)2009-10-212020-10-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
US8642412B2 (en)2009-10-212014-02-04Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing an oxide-based semiconductor thin film transistor (TFT) including out diffusing hydrogen or moisture from the oxide semiconductor layer into an adjacent insulating layer which contains a halogen element
US8803589B2 (en)2009-10-212014-08-12Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
KR20180097770A (en)2009-10-212018-08-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
US8803142B2 (en)2009-10-212014-08-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR101892430B1 (en)*2009-10-212018-08-30가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20170024130A (en)2009-10-212017-03-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US11004983B2 (en)2009-10-212021-05-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
JP2023126650A (en)*2009-10-212023-09-07株式会社半導体エネルギー研究所Semiconductor device and memory element
US9559208B2 (en)2009-10-212017-01-31Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device and electronic device including the same
US8890781B2 (en)2009-10-212014-11-18Semiconductor Energy Laboratory Co., Ltd.Display device and electronic device including display device
US9419020B2 (en)2009-10-212016-08-16Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
US10957714B2 (en)2009-10-212021-03-23Semiconductor Energy Laboratory Co., Ltd.Analog circuit and semiconductor device
KR20210024251A (en)2009-10-212021-03-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Analog circuit and semiconductor device
US9431546B2 (en)2009-10-212016-08-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor material transistor having reduced off current
US9236402B2 (en)2009-10-302016-01-12Semiconductor Energy Laboratory Co., Ltd.Voltage regulator circuit
US8643004B2 (en)2009-10-302014-02-04Semiconductor Energy Laboratory Co., Ltd.Power diode including oxide semiconductor
JP2013048007A (en)*2009-10-302013-03-07Semiconductor Energy Lab Co LtdSemiconductor device
US9385114B2 (en)2009-10-302016-07-05Semiconductor Energy Laboratory Co., Ltd.Non-linear element, display device including non-linear element, and electronic device including display device
US8941107B2 (en)2009-10-302015-01-27Semiconductor Energy Laboratory Co., Ltd.Power diode, rectifier, and semiconductor device including the same
US8791456B2 (en)2009-10-302014-07-29Semiconductor Energy Laboratory Co. Ltd.Non-linear element, display device including non- linear element, and electronic device including display device
US8598635B2 (en)2009-10-302013-12-03Semiconductor Energy Laboratory Co., Ltd.Transistor
US8766608B2 (en)2009-10-302014-07-01Semiconductor Energy Laboratory Co., Ltd.Voltage regulator circuit and semiconductor device, including transistor using oxide semiconductor
US8492806B2 (en)2009-10-302013-07-23Semiconductor Energy Laboratory Co., Ltd.Non-linear element, display device including non-linear element, and electronic device including display device
KR20180027625A (en)2009-10-302018-03-14가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US8860108B2 (en)2009-10-302014-10-14Semiconductor Energy Laboratory Co., Ltd.Oxide-based thin-film transistor (TFT) semiconductor memory device having source/drain electrode of one transistor connected to gate electrode of the other
US10566459B2 (en)2009-10-302020-02-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having a first region comprising silicon, oxygen and at least one metal element formed between an oxide semiconductor layer and an insulating layer
US9105609B2 (en)2009-10-302015-08-11Semiconductor Energy Laboratory Co., Ltd.Oxide-based semiconductor non-linear element having gate electrode electrically connected to source or drain electrode
US9112041B2 (en)2009-10-302015-08-18Semiconductor Energy Laboratory Co., Ltd.Transistor having an oxide semiconductor film
US8704218B2 (en)2009-10-302014-04-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an oxide semiconductor film
KR20180132979A (en)2009-10-302018-12-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2018201057A (en)*2009-10-302018-12-20株式会社半導体エネルギー研究所 Semiconductor device
US11107840B2 (en)2009-11-062021-08-31Semiconductor Energy Laboratory Co., Ltd.Method for fabricating a semiconductor device comprising an oxide semiconductor
KR20120091294A (en)2009-11-062012-08-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20210130839A (en)2009-11-062021-11-01가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US20210288079A1 (en)2009-11-062021-09-16Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20220041245A (en)2009-11-062022-03-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
KR20190028815A (en)2009-11-062019-03-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
JP2011119714A (en)*2009-11-062011-06-16Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing the same
US9905596B2 (en)2009-11-062018-02-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising a channel region of a transistor with a crystalline oxide semiconductor and a specific off-state current for the transistor
US11107838B2 (en)2009-11-062021-08-31Semiconductor Energy Laboratory Co., Ltd.Transistor comprising an oxide semiconductor
US12389687B2 (en)2009-11-062025-08-12Semiconductor Energy Laboratory Co., Ltd.Light-emitting device
US11315954B2 (en)2009-11-062022-04-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20190092631A (en)2009-11-062019-08-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
JP2019179932A (en)*2009-11-062019-10-17株式会社半導体エネルギー研究所Transistor and display device
US11710745B2 (en)2009-11-062023-07-25Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20180080362A (en)2009-11-062018-07-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
EP3051588A1 (en)2009-11-062016-08-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10868046B2 (en)2009-11-062020-12-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device applying an oxide semiconductor
US11776968B2 (en)2009-11-062023-10-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor layer
KR20140135816A (en)2009-11-062014-11-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9117713B2 (en)2009-11-062015-08-25Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising a gate of an amplifier transistor under an insulating layer and a transfer transistor channel over the insulating layer the amplifier transistor and transfer transistor overlapping
KR20170018482A (en)2009-11-062017-02-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9853066B2 (en)2009-11-062017-12-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8378391B2 (en)2009-11-062013-02-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including image sensor
KR20170139697A (en)2009-11-062017-12-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and operating method thereof
US11961842B2 (en)2009-11-062024-04-16Semiconductor Energy Laboratory Co., Ltd.Light-emitting device
KR20200125777A (en)2009-11-062020-11-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
KR20190143500A (en)2009-11-062019-12-30가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US9331112B2 (en)2009-11-062016-05-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including an oxide semiconductor layer
US9093328B2 (en)2009-11-062015-07-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an oxide semiconductor with a crystalline region and manufacturing method thereof
US9773814B2 (en)2009-11-062017-09-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10079251B2 (en)2009-11-062018-09-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US12080720B2 (en)2009-11-062024-09-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
EP2320490A2 (en)2009-11-092011-05-11FUJIFILM CorporationOrganic electroluminescent device
JP2011123986A (en)*2009-11-132011-06-23Semiconductor Energy Lab Co LtdSemiconductor device and method for driving the same
US9922685B2 (en)2009-11-132018-03-20Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and driving method thereof
JP2015092603A (en)*2009-11-202015-05-14株式会社半導体エネルギー研究所Semiconductor device
US8193031B2 (en)2009-11-202012-06-05Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9461181B2 (en)2009-11-202016-10-04Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
KR20180003647A (en)2009-11-202018-01-09가부시키가이샤 한도오따이 에네루기 켄큐쇼Method for manufacturing semiconductor device
US8637861B2 (en)2009-11-202014-01-28Semiconductor Energy Laboratory Co., Ltd.Transistor having oxide semiconductor with electrode facing its side surface
US9093262B2 (en)2009-11-202015-07-28Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US8748880B2 (en)2009-11-202014-06-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor
JP2015097275A (en)*2009-11-202015-05-21株式会社半導体エネルギー研究所Semiconductor device
US10186619B2 (en)2009-11-202019-01-22Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
JP2016184767A (en)*2009-11-202016-10-20株式会社半導体エネルギー研究所Semiconductor device
US8390044B2 (en)2009-11-272013-03-05Semiconductor Energy Laboratory Co., Ltd.Non-linear element, display device including non-linear element, and electronic device including display device
KR20200124774A (en)2009-11-282020-11-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US9520287B2 (en)2009-11-282016-12-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having stacked oxide semiconductor layers
US9214520B2 (en)2009-11-282015-12-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20210116711A (en)2009-11-282021-09-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US10079310B2 (en)2009-11-282018-09-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including stacked oxide semiconductor material
US12080802B2 (en)2009-11-282024-09-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising silicon and oxide semiconductor in channel formation region
KR20220107336A (en)2009-11-282022-08-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US9887298B2 (en)2009-11-282018-02-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8748881B2 (en)2009-11-282014-06-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20130051020A (en)2009-11-282013-05-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US8748215B2 (en)2009-11-282014-06-10Semiconductor Energy Laboratory Co., Ltd.Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device
KR20190100462A (en)2009-11-282019-08-28가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US8765522B2 (en)2009-11-282014-07-01Semiconductor Energy Laboratory Co., Ltd.Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device
US10347771B2 (en)2009-11-282019-07-09Semiconductor Energy Laboratory Co., Ltd.Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device
US10608118B2 (en)2009-11-282020-03-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9368640B2 (en)2009-11-282016-06-14Semiconductor Energy Laboratory Co., Ltd.Transistor with stacked oxide semiconductor films
US11710795B2 (en)2009-11-282023-07-25Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor with c-axis-aligned crystals
US8779420B2 (en)2009-11-282014-07-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20180099934A (en)2009-11-282018-09-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and manufacturing method thereof
US11133419B2 (en)2009-11-282021-09-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10263120B2 (en)2009-11-282019-04-16Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device and method for manufacturing liquid crystal display panel
US12218249B2 (en)2009-12-042025-02-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor layer containing a c-axis aligned crystal
JP2023090716A (en)*2009-12-042023-06-29株式会社半導体エネルギー研究所Semiconductor device
US9064967B2 (en)2009-12-042015-06-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor element, semiconductor device, and method for manufacturing the same
US8415667B2 (en)2009-12-042013-04-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20210054603A (en)2009-12-042021-05-13가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9735284B2 (en)2009-12-042017-08-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor
KR20220136513A (en)2009-12-042022-10-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10861983B2 (en)2009-12-042020-12-08Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor layer containing a c-axis aligned crystal
US11342464B2 (en)2009-12-042022-05-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising first and second insulating layer each has a tapered shape
KR20240129225A (en)2009-12-042024-08-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US11728437B2 (en)2009-12-042023-08-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide semiconductor layer containing a c-axis aligned crystal
US8501564B2 (en)2009-12-042013-08-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor element, semiconductor device, and method for manufacturing the same
US9153338B2 (en)2009-12-042015-10-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory device
JP7733050B2 (en)2009-12-042025-09-02株式会社半導体エネルギー研究所 Semiconductor Devices
US8432718B2 (en)2009-12-042013-04-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor memory device
US10505049B2 (en)2009-12-042019-12-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device has an oxide semiconductor layer containing a c-axis aligned crystal
KR20190130672A (en)2009-12-042019-11-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US8927349B2 (en)2009-12-042015-01-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US10014415B2 (en)2009-12-042018-07-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device has an oxide semiconductor layer containing a C-axis aligned crystal
US8624245B2 (en)2009-12-042014-01-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US9324881B2 (en)2009-12-042016-04-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US8823074B2 (en)2009-12-042014-09-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor element, semiconductor device, and method for manufacturing the same
US8692252B2 (en)2009-12-102014-04-08Fujifilm CorporationThin-film transistor, method of producing the same, and devices provided with the same
JP2011124360A (en)*2009-12-102011-06-23Fujifilm CorpThin-film transistor and method for manufacturing the same, and device including the same
JP7228666B2 (en)2009-12-112023-02-24株式会社半導体エネルギー研究所 electroluminescence display
JP2022022462A (en)*2009-12-112022-02-03株式会社半導体エネルギー研究所 Electroluminescence display device
US9034104B2 (en)2009-12-182015-05-19Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a semiconductor device comprising single- and multi-component oxide semiconductor layers
US9859401B2 (en)2009-12-282018-01-02Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US8530285B2 (en)2009-12-282013-09-10Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US8686425B2 (en)2009-12-282014-04-01Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US10141425B2 (en)2009-12-282018-11-27Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9054134B2 (en)2009-12-282015-06-09Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
CN102713999A (en)*2010-01-202012-10-03株式会社半导体能源研究所Electronic device and electronic system
WO2011089848A1 (en)*2010-01-202011-07-28Semiconductor Energy Laboratory Co., Ltd.Electronic device and electronic system
US10324564B2 (en)2010-01-202019-06-18Semiconductor Energy Laboratory Co., Ltd.Display device
US9703423B2 (en)2010-01-202017-07-11Semiconductor Energy Laboratory Co., Ltd.Electronic device and electronic system
US8879010B2 (en)2010-01-242014-11-04Semiconductor Energy Laboratory Co., Ltd.Display device
US9117732B2 (en)2010-01-242015-08-25Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US10211230B2 (en)2010-01-242019-02-19Semiconductor Energy Laboratory Co., Ltd.Display device
US9599860B2 (en)2010-01-242017-03-21Semiconductor Energy Laboratory Co., Ltd.Display device
KR20180080369A (en)2010-01-242018-07-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and manufacturing method thereof
US12369403B2 (en)2010-01-242025-07-22Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US11557263B2 (en)2010-01-242023-01-17Semiconductor Energy Laboratory Co., Ltd.Display device
US12183299B2 (en)2010-01-242024-12-31Semiconductor Energy Laboratory Co., Ltd.Display device
KR20190093706A (en)2010-01-242019-08-09가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and manufacturing method thereof
US11276359B2 (en)2010-01-242022-03-15Semiconductor Energy Laboratory Co., Ltd.Display device
US8866984B2 (en)2010-01-242014-10-21Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US10510309B2 (en)2010-01-242019-12-17Semiconductor Energy Laboratory Co., Ltd.Display device
US9269725B2 (en)2010-01-242016-02-23Semiconductor Energy Laboratory Co., Ltd.Display device
US11935896B2 (en)2010-01-242024-03-19Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
US11887553B2 (en)2010-01-242024-01-30Semiconductor Energy Laboratory Co., Ltd.Display device
KR20170137213A (en)2010-01-242017-12-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and manufacturing method thereof
US11362112B2 (en)2010-01-242022-06-14Semiconductor Energy Laboratory Co., Ltd.Display device and manufacturing method thereof
TWI651705B (en)*2010-01-292019-02-21日商半導體能源研究所股份有限公司 Driving method of liquid crystal display device
JP2011175251A (en)*2010-01-292011-09-08Semiconductor Energy Lab Co LtdMethod for driving liquid crystal display device
US9076401B2 (en)2010-01-292015-07-07Semiconductor Energy Laboratory Co., Ltd.Method for driving liquid crystal display device
KR20200124772A (en)2010-02-052020-11-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
KR20230109793A (en)2010-02-052023-07-20가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
KR20220000932A (en)2010-02-052022-01-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
KR20240016443A (en)2010-02-052024-02-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
US9269823B2 (en)2010-02-052016-02-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device
KR20190053301A (en)2010-02-052019-05-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
US8829586B2 (en)2010-02-052014-09-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device having oxide semiconductor layer
KR20220070577A (en)2010-02-052022-05-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing semiconductor device
KR20190053308A (en)*2010-02-122019-05-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and driving method
US9704446B2 (en)2010-02-122017-07-11Semiconductor Energy Laboratory Co., Ltd.Display device and driving method
US10032422B2 (en)2010-02-122018-07-24Semiconductor Energy Laboratory Co., Ltd.Display device and driving method
US10157584B2 (en)2010-02-122018-12-18Semiconductor Energy Laboratory Co., Ltd.Display device and driving method
KR102129413B1 (en)2010-02-122020-07-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device and driving method
WO2011102500A1 (en)2010-02-162011-08-25Ricoh Company, Ltd.Field effect transistor, display element, image display device, and system
US9105473B2 (en)2010-02-162015-08-11Ricoh Company, Ltd.Field effect transistor, display element, image display device, and system
JP2016157507A (en)*2010-02-192016-09-01株式会社半導体エネルギー研究所Semiconductor device and method of manufacturing semiconductor device
US8502226B2 (en)2010-02-262013-08-06Semiconductor Energy Laboratory Co., Ltd.Liquid crystal display device
US9269571B2 (en)2010-02-262016-02-23Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor device
US9048325B2 (en)2010-02-262015-06-02Semiconductor Energy Laboratory Co., Ltd.Display device having an oxide semiconductor transistor
US10539845B2 (en)2010-02-262020-01-21Semiconductor Energy Laboratory Co., Ltd.Display device having an oxide semiconductor transistor
US9658506B2 (en)2010-02-262017-05-23Semiconductor Energy Laboratory Co., Ltd.Display device having an oxide semiconductor transistor
US8772160B2 (en)2010-02-262014-07-08Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing semiconductor element and deposition apparatus
US10983407B2 (en)2010-02-262021-04-20Semiconductor Energy Laboratory Co., Ltd.Display device having an oxide semiconductor transistor
US11927862B2 (en)2010-02-262024-03-12Semiconductor Energy Laboratory Co., Ltd.Display device having an oxide semiconductor transistor
JP2018142722A (en)*2010-03-052018-09-13株式会社半導体エネルギー研究所 Display device
JP2017135409A (en)*2010-03-052017-08-03株式会社半導体エネルギー研究所 Semiconductor device
US20170040181A1 (en)2010-03-052017-02-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US9496404B2 (en)2010-03-052016-11-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US10388538B2 (en)2010-03-052019-08-20Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
WO2011114886A1 (en)2010-03-152011-09-22富士フイルム株式会社Method for producing organic electroluminescence element
JP2016026389A (en)*2010-04-072016-02-12株式会社神戸製鋼所Oxide for semiconductor layer of thin film transistor, sputtering target, and thin film transistor
US10468535B2 (en)2010-04-072019-11-05Kobe Steel, Ltd.Oxide for semiconductor layer of thin film transistor, sputtering target, and thin film transistor
JP2017055136A (en)*2010-04-232017-03-16株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US11983342B2 (en)2010-04-282024-05-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
US11392232B2 (en)2010-04-282022-07-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
US10871841B2 (en)2010-04-282020-12-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
US9218081B2 (en)2010-04-282015-12-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
US8890555B2 (en)2010-04-282014-11-18Semiconductor Energy Laboratory Co., Ltd.Method for measuring transistor
US10013087B2 (en)2010-04-282018-07-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device and driving method the same
US9443988B2 (en)2010-05-212016-09-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
JP2012009845A (en)*2010-05-212012-01-12Semiconductor Energy Lab Co LtdSemiconductor device
US9842939B2 (en)2010-05-212017-12-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9590112B2 (en)2010-06-182017-03-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9947799B2 (en)2010-06-182018-04-17Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US8916865B2 (en)2010-06-182014-12-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9136188B2 (en)2010-06-252015-09-15Semiconductor Energy Laboratory Co., Ltd.Manufacturing method and test method of semiconductor device
US8912016B2 (en)2010-06-252014-12-16Semiconductor Energy Laboratory Co., Ltd.Manufacturing method and test method of semiconductor device
US10008169B2 (en)2010-07-012018-06-26Semiconductor Energy Laboratory Co., Ltd.Driving method of liquid crystal display device
US9734780B2 (en)2010-07-012017-08-15Semiconductor Energy Laboratory Co., Ltd.Driving method of liquid crystal display device
JPWO2012002574A1 (en)*2010-07-022013-08-29合同会社先端配線材料研究所 Thin film transistor
US8642380B2 (en)2010-07-022014-02-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
US9779937B2 (en)2010-08-252017-10-03Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
KR102146224B1 (en)2010-08-252020-08-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
JP2016192567A (en)*2010-08-252016-11-10株式会社半導体エネルギー研究所Oxide layer and semiconductor device
KR20200026857A (en)*2010-08-252020-03-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9252171B2 (en)2010-09-062016-02-02Semiconductor Energy Laboratory Co., Ltd.Electronic device
US11264415B2 (en)2010-09-062022-03-01Semiconductor Energy Laboratory Co., Ltd.Electronic device
US10685992B2 (en)2010-09-062020-06-16Semiconductor Energy Laboratory Co., Ltd.Electronic device
US11239268B2 (en)2010-09-062022-02-01Semiconductor Energy Laboratory Co., Ltd.Electronic device
US11728354B2 (en)2010-09-062023-08-15Semiconductor Energy Laboratory Co., Ltd.Electronic device
US11430820B2 (en)2010-09-062022-08-30Semiconductor Energy Laboratory Co., Ltd.Electronic device
US10109661B2 (en)2010-09-062018-10-23Semiconductor Energy Laboratory Co., Ltd.Electronic device
US12142617B2 (en)2010-09-062024-11-12Semiconductor Energy Laboratory Co., Ltd.Electronic device
KR102102590B1 (en)*2010-09-132020-04-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
US9252248B2 (en)2010-09-132016-02-02Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device comprising oxide semiconductor layer
KR102430069B1 (en)2010-09-132022-08-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
US8664097B2 (en)2010-09-132014-03-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
US10910499B2 (en)2010-09-132021-02-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, power diode, and rectifier
US12094982B2 (en)2010-09-132024-09-17Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, power diode, and rectifier
US10615283B2 (en)2010-09-132020-04-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, power diode, and rectifier
US11715800B2 (en)2010-09-132023-08-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, power diode, and rectifier
WO2012035281A1 (en)2010-09-132012-03-22Panasonic CorporationMethod for manufacturing a metal oxide semiconductor
KR20200040724A (en)*2010-09-132020-04-20가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
US8883617B2 (en)2010-09-132014-11-11Panasonic CorporationMethod for manufacturing a metal oxide semiconductor
US9040396B2 (en)2010-09-132015-05-26Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
KR20190019108A (en)*2010-09-132019-02-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
KR20210095830A (en)*2010-09-132021-08-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
KR102284240B1 (en)2010-09-132021-08-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, power diode, and rectifier
DE112011104002T5 (en)2010-12-032013-08-29Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor layer and semiconductor device
US9331208B2 (en)2010-12-032016-05-03Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
DE112011104002B4 (en)2010-12-032023-07-27Semiconductor Energy Laboratory Co., Ltd. oxide semiconductor layer
KR20230034433A (en)2010-12-032023-03-09가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US8994021B2 (en)2010-12-032015-03-31Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20220109486A (en)2010-12-032022-08-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US10103277B2 (en)2010-12-032018-10-16Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing oxide semiconductor film
KR20240025046A (en)2010-12-032024-02-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
KR20190077596A (en)2010-12-032019-07-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US8680522B2 (en)2010-12-032014-03-25Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20200052993A (en)2010-12-032020-05-15가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US10916663B2 (en)2010-12-032021-02-09Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
US8669556B2 (en)2010-12-032014-03-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9711655B2 (en)2010-12-032017-07-18Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20130124514A (en)2010-12-032013-11-14가부시키가이샤 한도오따이 에네루기 켄큐쇼 Oxide semiconductor film and semiconductor device
JP2011086962A (en)*2011-01-262011-04-28Semiconductor Energy Lab Co LtdMethod of manufacturing semiconductor device
JP2012169612A (en)*2011-01-272012-09-06Semiconductor Energy Lab Co LtdSemiconductor device
KR20120103485A (en)*2011-03-102012-09-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
KR102125682B1 (en)*2011-03-102020-06-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US8987728B2 (en)2011-03-252015-03-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor device
US9196690B2 (en)2011-03-252015-11-24Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20120109350A (en)2011-03-252012-10-08가부시키가이샤 한도오따이 에네루기 켄큐쇼 Oxide semiconductor film and semiconductor device
KR20120109347A (en)2011-03-252012-10-08가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing semiconductor device
US8686416B2 (en)2011-03-252014-04-01Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20220031872A (en)2011-03-252022-03-14가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing semiconductor device
KR20190043518A (en)2011-03-252019-04-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
EP2503597A1 (en)2011-03-252012-09-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor device
US9490351B2 (en)2011-03-252016-11-08Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of manufacturing semiconductor device
US8835921B2 (en)2011-03-252014-09-16Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20200125562A (en)2011-03-252020-11-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method of manufacturing semiconductor device
KR20230028348A (en)2011-04-132023-02-28가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
JP2024111067A (en)*2011-04-132024-08-16株式会社半導体エネルギー研究所 Oxide semiconductor film
KR20230098765A (en)2011-04-132023-07-04가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
KR20250022751A (en)2011-04-132025-02-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
KR20220075204A (en)2011-04-132022-06-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US10644164B2 (en)2011-04-132020-05-05Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20210134560A (en)2011-04-132021-11-10가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US9478668B2 (en)2011-04-132016-10-25Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
KR20230162917A (en)2011-04-132023-11-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US9893201B2 (en)2011-04-132018-02-13Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
US12206023B2 (en)2011-04-132025-01-21Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
JP2012231133A (en)*2011-04-132012-11-22Semiconductor Energy Lab Co LtdOxide semiconductor film and semiconductor device
KR20190096905A (en)2011-04-132019-08-20가부시키가이샤 한도오따이 에네루기 켄큐쇼Oxide semiconductor film and semiconductor device
US11799033B2 (en)2011-04-132023-10-24Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
US10998449B2 (en)2011-04-132021-05-04Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and semiconductor device
US9159749B2 (en)2011-05-172015-10-13Samsung Display Co., Ltd.Oxide semiconductor devices, methods of manufacturing oxide semiconductor devices, display devices having oxide semiconductor devices, methods of manufacturing display devices having oxide semiconductor devices
JP2012244145A (en)*2011-05-172012-12-10Samsung Mobile Display Co LtdOxide semiconductor element, manufacturing method for the same, display device including the same, and manufacturing method for display device including the same
US10833202B2 (en)2011-06-102020-11-10Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
JP2015216393A (en)*2011-06-102015-12-03株式会社半導体エネルギー研究所Semiconductor device
US9837545B2 (en)2011-06-102017-12-05Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
JP2013021312A (en)*2011-06-172013-01-31Semiconductor Energy Lab Co LtdSemiconductor device and semiconductor device manufacturing method
US9166055B2 (en)2011-06-172015-10-20Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
JP2017183737A (en)*2011-06-292017-10-05株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US9698275B2 (en)2011-07-082017-07-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device
US12132121B2 (en)2011-07-082024-10-29Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US11011652B2 (en)2011-07-082021-05-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
KR20130006310A (en)2011-07-082013-01-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2013038401A (en)*2011-07-082013-02-21Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing semiconductor device
US10658522B2 (en)2011-07-082020-05-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2013038400A (en)*2011-07-082013-02-21Semiconductor Energy Lab Co LtdSemiconductor device and method of manufacturing semiconductor device
US10043918B2 (en)2011-07-082018-08-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US11588058B2 (en)2011-07-082023-02-21Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
JP2015188100A (en)*2011-07-082015-10-29株式会社半導体エネルギー研究所semiconductor device
US9244315B2 (en)2011-09-072016-01-26Hideo KawanoActive matrix display device
KR20140064730A (en)2011-09-072014-05-28히데오 카와노Active matrix display device
JP2013084725A (en)*2011-10-072013-05-09Sumitomo Electric Ind LtdSemiconductor element
WO2013051644A1 (en)*2011-10-072013-04-11住友電気工業株式会社Insulating film and production method for same
JP2019106545A (en)*2011-10-272019-06-27株式会社半導体エネルギー研究所Semiconductor device
US9954115B2 (en)2011-12-012018-04-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US9466728B2 (en)2011-12-012016-10-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US9130048B2 (en)2011-12-012015-09-08Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing a thin film semiconductor device
US10658517B2 (en)2011-12-012020-05-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
KR20190039922A (en)2011-12-012019-04-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
US10269979B2 (en)2011-12-012019-04-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
KR20130061633A (en)2011-12-012013-06-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and method for manufacturing the same
JP2017017345A (en)*2011-12-232017-01-19株式会社半導体エネルギー研究所 Semiconductor device
JP2019192930A (en)*2011-12-232019-10-31株式会社半導体エネルギー研究所Semiconductor device
JP2018137468A (en)*2011-12-232018-08-30株式会社半導体エネルギー研究所 Semiconductor device
US10326026B2 (en)2012-01-202019-06-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9040981B2 (en)2012-01-202015-05-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9608124B2 (en)2012-01-202017-03-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9755084B2 (en)2012-02-092017-09-05Semiconductor Energy Laboratory Co., Ltd.Multi-level stacked transistor device including capacitor and different semiconductor materials
JP2020205427A (en)*2012-02-092020-12-24株式会社半導体エネルギー研究所 Liquid crystal display device
US11355645B2 (en)2012-04-132022-06-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising stacked oxide semiconductor layers
US10872981B2 (en)2012-04-132020-12-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising an oxide semiconductor
US12414335B2 (en)2012-04-132025-09-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising conductive layers functioning as first and second gate electrodes of a transistor
US10559699B2 (en)2012-04-132020-02-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US11929437B2 (en)2012-04-132024-03-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising various thin-film transistors
US10158026B2 (en)2012-04-132018-12-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including oxide semiconductor stacked layers
US9236490B2 (en)2012-04-272016-01-12Semiconductor Energy Laboratory Co., Ltd.Transistor including oxide semiconductor film having regions of different thickness
KR20130121723A (en)2012-04-272013-11-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10196733B2 (en)*2012-05-312019-02-05Idemitsu Kosan Co., Ltd.Sputtering target
KR20150023313A (en)*2012-05-312015-03-05이데미쓰 고산 가부시키가이샤Sputtering target
US20150354053A1 (en)*2012-05-312015-12-10Idemitsu Kosan Co., Ltd.Sputtering target
KR102142845B1 (en)*2012-05-312020-08-10이데미쓰 고산 가부시키가이샤Sputtering target
JP2014011425A (en)*2012-07-032014-01-20Tokyo Institute Of TechnologyThin-film transistor structure using amorphous oxide semiconductor as active layer and method of manufacturing the same
JP2018029195A (en)*2012-08-102018-02-22株式会社半導体エネルギー研究所Semiconductor device
US10446668B2 (en)2012-08-102019-10-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for fabricating the same
JP2013016829A (en)*2012-08-282013-01-24Canon IncThin-film transistor and method of manufacturing the same
JP2014053421A (en)*2012-09-062014-03-20Sharp CorpSolar cell
KR20140039986A (en)2012-09-242014-04-02제이에스알 가부시끼가이샤Radiation-sensitive resin composition, polyimide film, semiconductor device, and organic el element
US12302639B2 (en)2012-11-082025-05-13Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
US11652110B2 (en)2012-11-082023-05-16Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
US10892282B2 (en)2012-11-082021-01-12Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
US9831274B2 (en)2012-11-082017-11-28Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
KR20210008942A (en)2012-11-082021-01-25가부시키가이샤 한도오따이 에네루기 켄큐쇼Metal oxide film and method for forming metal oxide film
KR20230152795A (en)2012-11-082023-11-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device
US11978742B2 (en)2012-11-082024-05-07Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
KR20220150439A (en)2012-11-082022-11-10가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device
DE112013007567B3 (en)*2012-11-082018-11-15Semiconductor Energy Laboratory Co., Ltd. Semiconductor devices with a metal oxide film
KR20200011610A (en)2012-11-082020-02-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Metal oxide film and method for forming metal oxide film
JP2014205902A (en)*2012-11-082014-10-30株式会社半導体エネルギー研究所Metal oxide film and method for forming metal oxide film
KR20180091960A (en)2012-11-082018-08-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Metal oxide film and method for forming metal oxide film
US9881939B2 (en)2012-11-082018-01-30Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
KR20190090082A (en)2012-11-082019-07-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Metal oxide film and method for forming metal oxide film
KR20190090083A (en)2012-11-082019-07-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Metal oxide film and method for forming metal oxide film
US10461099B2 (en)2012-11-082019-10-29Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
US9871058B2 (en)2012-11-082018-01-16Semiconductor Energy Laboratory Co., Ltd.Metal oxide film and method for forming metal oxide film
US9040984B2 (en)2012-11-152015-05-26Semiconductor Energy Laboratory Co., Ltd.Transistor with ZrO or HfO gate insulator sandwiched between two SiO or AIO gate insulators over an oxide semiconductor film
KR20230023050A (en)2012-12-282023-02-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20220031756A (en)2012-12-282022-03-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20250133999A (en)2012-12-282025-09-09가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20210014750A (en)2012-12-282021-02-09가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10374030B2 (en)2012-12-282019-08-06Semiconductor Energy Laboratory Co., Ltd.Metal oxide semiconductor device
KR20240146102A (en)2012-12-282024-10-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
JPWO2014103323A1 (en)*2012-12-282017-01-12出光興産株式会社 Thin film field effect transistor
US9064966B2 (en)2012-12-282015-06-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor
US9293541B2 (en)2012-12-282016-03-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20150099783A (en)2012-12-282015-09-01가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9748328B2 (en)2012-12-282017-08-29Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film
JP7723160B2 (en)2013-01-212025-08-13株式会社半導体エネルギー研究所 Semiconductor Devices
JP2024164180A (en)*2013-01-212024-11-26株式会社半導体エネルギー研究所 Semiconductor Device
JP2013118401A (en)*2013-02-222013-06-13Semiconductor Energy Lab Co LtdSemiconductor device
US9391146B2 (en)2013-03-192016-07-12Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor
US9771272B2 (en)2013-03-192017-09-26Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor
US9153650B2 (en)2013-03-192015-10-06Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor
JP2013175747A (en)*2013-04-032013-09-05Idemitsu Kosan Co LtdCrystal oxide semiconductor and thin film transistor formed by using the same
US12218144B2 (en)2013-04-122025-02-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having specified relative material concentration between In—Ga—Zn—O films
JP2018164107A (en)*2013-04-122018-10-18株式会社半導体エネルギー研究所Transistor
US11843004B2 (en)2013-04-122023-12-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having specified relative material concentration between In—Ga—Zn—O films
US11063066B2 (en)2013-04-122021-07-13Semiconductor Energy Laboratory Co., Ltd.C-axis alignment of an oxide film over an oxide semiconductor film
US10304859B2 (en)2013-04-122019-05-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having an oxide film on an oxide semiconductor film
US9793414B2 (en)2013-06-192017-10-17Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film
US9287352B2 (en)2013-06-192016-03-15Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film and formation method thereof
JP2015029087A (en)*2013-06-282015-02-12株式会社半導体エネルギー研究所 Semiconductor device
EP2819175A1 (en)2013-06-282014-12-31Ricoh Company, Ltd.Field-effect transistor, display element, image display device, and system
JP2018148237A (en)*2013-06-282018-09-20株式会社半導体エネルギー研究所Semiconductor device and transistor
US9112039B2 (en)2013-06-282015-08-18Ricoh Company, Ltd.Field-effect transistor, display element, image display device, and system
US9583632B2 (en)2013-07-192017-02-28Semiconductor Energy Laboratory Co., Ltd.Oxide semiconductor film, method for forming oxide semiconductor film, and semiconductor device
JP2015038980A (en)*2013-07-192015-02-26株式会社半導体エネルギー研究所Oxide semiconductor film, process of manufacturing the same, and semiconductor device
US9590111B2 (en)2013-11-062017-03-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US9437428B2 (en)2013-11-292016-09-06Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device having an oxide semiconductor layer with increased hydrogen concentration
US12349460B2 (en)2013-11-292025-07-01Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
WO2015079377A1 (en)*2013-11-292015-06-04Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
JP2016184764A (en)*2013-12-122016-10-20株式会社半導体エネルギー研究所 Semiconductor device
US9627413B2 (en)2013-12-122017-04-18Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device
US9673234B2 (en)2013-12-122017-06-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10115631B2 (en)2013-12-122018-10-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20160102309A (en)2013-12-272016-08-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20220019840A (en)2013-12-272022-02-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9954117B2 (en)2013-12-272018-04-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
KR20230020583A (en)2013-12-272023-02-10가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20240096741A (en)2013-12-272024-06-26가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20250007050A (en)2013-12-272025-01-13가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9831347B2 (en)2013-12-272017-11-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising a transistor and a capacitor
US10818795B2 (en)2013-12-272020-10-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9577110B2 (en)2013-12-272017-02-21Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including an oxide semiconductor and the display device including the semiconductor device
KR20210091364A (en)2013-12-272021-07-21가부시키가이샤 한도오따이 에네루기 켄큐쇼Display device
US9722095B2 (en)2013-12-272017-08-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US9356098B2 (en)2013-12-272016-05-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor film
KR20190119680A (en)2013-12-272019-10-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20190119681A (en)2013-12-272019-10-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US11380795B2 (en)2013-12-272022-07-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising an oxide semiconductor film
US10128378B2 (en)2013-12-272018-11-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US11757041B2 (en)2013-12-272023-09-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20220116349A (en)2013-12-272022-08-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US12142688B2 (en)2013-12-272024-11-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20210006496A (en)2014-02-052021-01-18가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
DE102015201707A1 (en)2014-02-052015-08-06Semiconductor Energy Laboratory Co., Ltd. A semiconductor device, a display device including the semiconductor device, a display module that includes the display device, and an electronic device that includes the semiconductor device, the display device, and the display module
US12142694B2 (en)2014-02-052024-11-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US10811435B2 (en)2014-02-052020-10-20Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
KR20240157007A (en)2014-02-052024-10-31가부시키가이샤 한도오따이 에네루기 켄큐쇼Transistor, semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US11699762B2 (en)2014-02-052023-07-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
KR20230078983A (en)2014-02-052023-06-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Transistor, semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US10249645B2 (en)2014-02-052019-04-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US9653487B2 (en)2014-02-052017-05-16Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, module, and electronic device
US10373981B2 (en)2014-02-052019-08-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, module, and electronic device
KR20210149015A (en)2014-02-052021-12-08가부시키가이샤 한도오따이 에네루기 켄큐쇼Transistor, semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
KR20190044043A (en)2014-02-052019-04-29가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US11107837B2 (en)2014-02-052021-08-31Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semicondutor device, the display device, and the display module
US9443876B2 (en)2014-02-052016-09-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
KR20150092722A (en)2014-02-052015-08-13가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, and the display module
US11355529B2 (en)2014-02-072022-06-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20220129111A (en)2014-02-072022-09-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and light-emitting device
US12057459B2 (en)2014-02-072024-08-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9412876B2 (en)2014-02-072016-08-09Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20220158213A (en)2014-02-072022-11-30가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20250050141A (en)2014-02-072025-04-14가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and light-emitting device
US9997637B2 (en)2014-02-072018-06-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20150093616A (en)2014-02-072015-08-18가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10249768B2 (en)2014-02-072019-04-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20160118303A (en)2014-02-072016-10-11가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20220019837A (en)2014-02-072022-02-17가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
KR20200103893A (en)2014-02-072020-09-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US10763282B2 (en)2014-02-072020-09-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US9847358B2 (en)2014-02-072017-12-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20230135175A (en)2014-02-072023-09-22가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and light-emitting device
US10367013B2 (en)2014-02-072019-07-30Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20220002209A (en)2014-02-072022-01-06가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9530894B2 (en)2014-02-072016-12-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
KR20240147637A (en)2014-02-072024-10-08가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device
US9817040B2 (en)2014-02-212017-11-14Semiconductor Energy Laboratory Co., Ltd.Measuring method of low off-state current of transistor
US10693014B2 (en)2014-02-282020-06-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US10056492B2 (en)2014-02-282018-08-21Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, or the display module
US9564535B2 (en)2014-02-282017-02-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
KR20220024271A (en)2014-02-282022-03-03가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
KR20230113238A (en)2014-02-282023-07-28가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
KR20160126991A (en)2014-02-282016-11-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the semiconductor device
US9660087B2 (en)2014-02-282017-05-23Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, or the display module
US9780121B2 (en)2014-03-072017-10-03Semiconductor Energy Laboratory Co., Ltd.Touch sensor, touch panel, and manufacturing method of touch panel
KR20150107622A (en)2014-03-132015-09-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US9324747B2 (en)2014-03-132016-04-26Semiconductor Energy Laboratory Co., Ltd.Imaging device
KR20150107633A (en)2014-03-132015-09-23가부시키가이샤 한도오따이 에네루기 켄큐쇼Imaging device
KR20210135180A (en)2014-03-132021-11-12가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US9773815B2 (en)2014-03-132017-09-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US9640669B2 (en)2014-03-132017-05-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
US9887291B2 (en)2014-03-192018-02-06Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, or the display module
KR20150110340A (en)2014-03-202015-10-02가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device, display device including semiconductor device, display module including display device, and electronic device including semiconductor device, display device, and display module
US10861980B2 (en)2014-03-202020-12-08Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including semiconductor device, display module including display device, and electronic device including semiconductor device, display device, and display module
KR20160145031A (en)2014-04-182016-12-19가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device having the same
US9768315B2 (en)2014-04-182017-09-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device having the same
KR20210148041A (en)2014-05-152021-12-07가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the same
US10998448B2 (en)2014-05-152021-05-04Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device including back gate comprising oxide semiconductor material
KR20150131978A (en)2014-05-152015-11-25가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the same
US11594642B2 (en)2014-05-152023-02-28Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device including back gate comprising oxide semiconductor material
US10290656B2 (en)2014-05-302019-05-14Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with oxide semiconductor film electrical characteristic change of which is inhibited
KR20170020818A (en)2014-06-202017-02-24가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device having the same
US10490572B2 (en)2014-06-202019-11-26Semiconductor Energy Laboratory Co., Ltd.Transistor including indium in vicinity of interface between insulating films
US11282865B2 (en)2014-06-202022-03-22Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including indium at insulating film interface
US9640555B2 (en)2014-06-202017-05-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including oxide semiconductor
US9722090B2 (en)2014-06-232017-08-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including first gate oxide semiconductor film, and second gate
US10002971B2 (en)2014-07-032018-06-19Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
JP2016028412A (en)*2014-07-112016-02-25株式会社リコー Coating liquid for manufacturing n-type oxide semiconductor, field effect transistor, display element, image display device, and system
EP2966691A1 (en)2014-07-112016-01-13Ricoh Company, Ltd.Coating liquid for producing n-type oxide semiconductor, field-effect-transistor, display element, image display device, and system
US10553704B2 (en)2014-08-222020-02-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, method for manufacturing semiconductor device, and electronic appliance having semiconductor device
US10032888B2 (en)2014-08-222018-07-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, method for manufacturing semiconductor device, and electronic appliance having semiconductor device
US11133402B2 (en)2014-08-222021-09-28Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, method for manufacturing semiconductor device, and electronic appliance having semiconductor device
US9905435B2 (en)2014-09-122018-02-27Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device comprising oxide semiconductor film
JP2020096199A (en)*2014-09-122020-06-18株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US10438815B2 (en)2014-09-122019-10-08Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device comprising oxide semiconductor film
US10141342B2 (en)2014-09-262018-11-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device
WO2016056452A1 (en)*2014-10-082016-04-14シャープ株式会社Semiconductor device and method for manufacturing same
US10529864B2 (en)2014-10-282020-01-07Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the same
US11158745B2 (en)2014-10-282021-10-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the same
US11862454B2 (en)2014-10-282024-01-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the same
US9704704B2 (en)2014-10-282017-07-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the same
US10396210B2 (en)2014-12-262019-08-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device with stacked metal oxide and oxide semiconductor layers and display device including the semiconductor device
US9735282B2 (en)2014-12-292017-08-15Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device having semiconductor device
US10903368B2 (en)2015-05-222021-01-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including semiconductor device
US9837547B2 (en)2015-05-222017-12-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide conductor and display device including the semiconductor device
US10861981B2 (en)2015-05-222020-12-08Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising an oxide semiconductor
US11695078B2 (en)2015-05-222023-07-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including semiconductor device
US10319861B2 (en)2015-05-222019-06-11Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising oxide conductor
US10032929B2 (en)2015-05-222018-07-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
KR20240014632A (en)2015-05-222024-02-01가부시키가이샤 한도오따이 에네루기 켄큐쇼Semiconductor device and display device including the semiconductor device
US9748403B2 (en)2015-05-222017-08-29Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US10423254B2 (en)2015-05-292019-09-24Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device having semiconductor device
US12002876B2 (en)2015-07-242024-06-04Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US11024725B2 (en)2015-07-242021-06-01Semiconductor Energy Laboratory Co., Ltd.Semiconductor device including metal oxide film
US11538928B2 (en)2015-07-242022-12-27Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US10381486B2 (en)2015-07-302019-08-13Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and display device including the semiconductor device
US9893202B2 (en)2015-08-192018-02-13Semiconductor Energy Laboratory Co., Ltd.Manufacturing method of semiconductor device
US9985056B2 (en)2015-10-122018-05-29Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing semiconductor device
US11329166B2 (en)2015-11-202022-05-10Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, and an electronic device including the semiconductor device
US11942554B2 (en)2015-11-202024-03-26Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, display device including the semiconductor device, and an electronic device including the semiconductor device
US10784285B2 (en)2015-12-282020-09-22Semiconductor Energy Laboratory Co., Ltd.Display device, display module, and electronic device
JP7719930B2 (en)2015-12-282025-08-06株式会社半導体エネルギー研究所 Light-emitting device
US10083991B2 (en)2015-12-282018-09-25Semiconductor Energy Laboratory Co., Ltd.Display device, display module, and electronic device
JP2024173945A (en)*2015-12-282024-12-13株式会社半導体エネルギー研究所 Light-emitting device
KR20240007713A (en)2015-12-282024-01-16가부시키가이샤 한도오따이 에네루기 켄큐쇼Light-emitting device
KR20240129229A (en)2015-12-282024-08-27가부시키가이샤 한도오따이 에네루기 켄큐쇼Light-emitting device
KR20180099666A (en)2015-12-282018-09-05가부시키가이샤 한도오따이 에네루기 켄큐쇼 Display device, display module, and electronic device
US12396263B2 (en)2015-12-282025-08-19Semiconductor Energy Laboratory Co., Ltd.Display device, display module, and electronic device
US11069718B2 (en)2015-12-282021-07-20Semiconductor Energy Laboratory Co., Ltd.Display device, display module, and electronic device
US11791344B2 (en)2015-12-282023-10-17Semiconductor Energy Laboratory Co., Ltd.Display device, display module, and electronic device
KR20250117838A (en)2015-12-282025-08-05가부시키가이샤 한도오따이 에네루기 켄큐쇼Light-emitting device
US10204798B2 (en)2016-02-182019-02-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
US10886143B2 (en)2016-02-182021-01-05Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
US10580662B2 (en)2016-02-182020-03-03Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
US11404285B2 (en)2016-02-182022-08-02Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
US11842901B2 (en)2016-02-182023-12-12Semiconductor Energy Laboratory Co., Ltd.Semiconductor device, manufacturing method thereof, display device, and electronic device
US11502203B2 (en)2017-03-212022-11-15Ricoh Company, Ltd.Coating liquid for forming metal oxide film, oxide film, field-effect transistor, and method for producing the same
US11447421B2 (en)2017-03-302022-09-20Idemitsu Kosan Co., Ltd.Garnet compound, oxide sintered compact, oxide semiconductor thin film, thin film transistor, electronic device and image sensor
KR20190127750A (en)2017-03-302019-11-13이데미쓰 고산 가부시키가이샤 Garnet compounds, oxide sintered bodies, oxide semiconductor thin films, thin film transistors, electronic devices, and image sensors
JP2018177621A (en)*2017-04-212018-11-15学校法人東京理科大学 Oxide semiconductor single crystal, method for producing the same, transparent conductive material, and transparent conductive substrate
US11937458B2 (en)2017-05-312024-03-19Mikuni Electron CorporationDisplay device and method for manufacturing the same
US11626463B2 (en)2017-05-312023-04-11Mikuni Electron CorporationDisplay device and method for manufacturing the same
US12433090B2 (en)2018-08-312025-09-30Mikuni Electron CorporationOrganic electroluminescence element including carrier injection amount control electrode
US12113134B2 (en)2018-09-262024-10-08Mikuni Electron CorporationTransistor, method of manufacturing transistor, and display device using the same
JP7246681B2 (en)2018-09-262023-03-28三国電子有限会社 TRANSISTOR, TRANSISTOR MANUFACTURING METHOD, AND DISPLAY DEVICE INCLUDING TRANSISTOR
US11929439B2 (en)2018-09-262024-03-12Mikuni Electron CorporationTransistor, method of manufacturing transistor, and display device using the same
JP2020053529A (en)*2018-09-262020-04-02三国電子有限会社Transistor, manufacturing method of transistor, and display device including transistor
US12432981B2 (en)2018-09-262025-09-30Mikuni Electron CorporationTransistor, method of manufacturing transistor, and display device using the same
US11476450B2 (en)2019-02-222022-10-18Mikuni Electron CorporationDisplay device
US12125919B2 (en)2019-02-222024-10-22Semiconductor Energy Laboratory Co., Ltd.Metal oxide and transistor including the metal oxide
JPWO2020170068A1 (en)*2019-02-222020-08-27
JP7672968B2 (en)2019-02-222025-05-08株式会社半導体エネルギー研究所 Transistor
WO2020170068A1 (en)*2019-02-222020-08-27株式会社半導体エネルギー研究所Metal oxide, and transistor having metal oxide
US12066731B2 (en)2020-02-052024-08-20Mikuni Electron CorporationThin film transistor
US11630360B2 (en)2020-02-052023-04-18Mikuni Electron CorporationLiquid crystal display device
US12009432B2 (en)2021-03-052024-06-11Semiconductor Energy Laboratory Co., Ltd.Transistor and display device

Also Published As

Publication numberPublication date
JP5138163B2 (en)2013-02-06

Similar Documents

PublicationPublication DateTitle
JP5138163B2 (en) Field effect transistor
JP5337849B2 (en) Amorphous oxide and field effect transistor
JP5118810B2 (en) Field effect transistor
JP4620046B2 (en) Thin film transistor and manufacturing method thereof
JP5401573B2 (en) Method for manufacturing field effect transistor
JP5126730B2 (en) Method for manufacturing field effect transistor
JP4981282B2 (en) Thin film transistor manufacturing method

Legal Events

DateCodeTitleDescription
AA64Notification of invalidation of claim of internal priority (with term)

Free format text:JAPANESE INTERMEDIATE CODE: A241764

Effective date:20051118

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20051201

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20051213

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20071218

A621Written request for application examination

Free format text:JAPANESE INTERMEDIATE CODE: A621

Effective date:20071218

RD04Notification of resignation of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7424

Effective date:20080207

RD03Notification of appointment of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7423

Effective date:20090225

RD04Notification of resignation of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7424

Effective date:20090318

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20090331

RD04Notification of resignation of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7424

Effective date:20100617

RD05Notification of revocation of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7425

Effective date:20100730

RD04Notification of resignation of power of attorney

Free format text:JAPANESE INTERMEDIATE CODE: A7424

Effective date:20101227

A977Report on retrieval

Free format text:JAPANESE INTERMEDIATE CODE: A971007

Effective date:20110215

A131Notification of reasons for refusal

Free format text:JAPANESE INTERMEDIATE CODE: A131

Effective date:20110516

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20110715

A131Notification of reasons for refusal

Free format text:JAPANESE INTERMEDIATE CODE: A131

Effective date:20111005

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20111205

A02Decision of refusal

Free format text:JAPANESE INTERMEDIATE CODE: A02

Effective date:20120402

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20120702

C60Trial request (containing other claim documents, opposition documents)

Free format text:JAPANESE INTERMEDIATE CODE: C60

Effective date:20120702

C11Written invitation by the commissioner to file amendments

Free format text:JAPANESE INTERMEDIATE CODE: C11

Effective date:20120723

A521Request for written amendment filed

Free format text:JAPANESE INTERMEDIATE CODE: A523

Effective date:20120727

A911Transfer to examiner for re-examination before appeal (zenchi)

Free format text:JAPANESE INTERMEDIATE CODE: A911

Effective date:20120816

C21Notice of transfer of a case for reconsideration by examiners before appeal proceedings

Free format text:JAPANESE INTERMEDIATE CODE: C21

Effective date:20120821

TRDDDecision of grant or rejection written
A01Written decision to grant a patent or to grant a registration (utility model)

Free format text:JAPANESE INTERMEDIATE CODE: A01

Effective date:20121018

A01Written decision to grant a patent or to grant a registration (utility model)

Free format text:JAPANESE INTERMEDIATE CODE: A01

A61First payment of annual fees (during grant procedure)

Free format text:JAPANESE INTERMEDIATE CODE: A61

Effective date:20121114

R150Certificate of patent or registration of utility model

Ref document number:5138163

Country of ref document:JP

Free format text:JAPANESE INTERMEDIATE CODE: R150

Free format text:JAPANESE INTERMEDIATE CODE: R150

FPAYRenewal fee payment (event date is renewal date of database)

Free format text:PAYMENT UNTIL: 20151122

Year of fee payment:3

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250

S533Written request for registration of change of name

Free format text:JAPANESE INTERMEDIATE CODE: R313533

R350Written notification of registration of transfer

Free format text:JAPANESE INTERMEDIATE CODE: R350

R250Receipt of annual fees

Free format text:JAPANESE INTERMEDIATE CODE: R250


[8]ページ先頭

©2009-2025 Movatter.jp