Movatterモバイル変換


[0]ホーム

URL:


EP0146251B1 - Coin validators - Google Patents

Coin validators
Download PDF

Info

Publication number
EP0146251B1
EP0146251B1EP19840307619EP84307619AEP0146251B1EP 0146251 B1EP0146251 B1EP 0146251B1EP 19840307619EP19840307619EP 19840307619EP 84307619 AEP84307619 AEP 84307619AEP 0146251 B1EP0146251 B1EP 0146251B1
Authority
EP
European Patent Office
Prior art keywords
coin
validator
sensor
processor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19840307619
Other languages
German (de)
French (fr)
Other versions
EP0146251A1 (en
Inventor
Eric Shouksmith
Mark Jeremy Roberts
Robert Dean
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mars Inc
Original Assignee
Mars Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filedlitigationCriticalhttps://patents.darts-ip.com/?family=26286975&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP0146251(B1)"Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from GB838329533Aexternal-prioritypatent/GB8329533D0/en
Application filed by Mars IncfiledCriticalMars Inc
Priority to AT84307619TpriorityCriticalpatent/ATE79478T1/en
Publication of EP0146251A1publicationCriticalpatent/EP0146251A1/en
Application grantedgrantedCritical
Publication of EP0146251B1publicationCriticalpatent/EP0146251B1/en
Anticipated expirationlegal-statusCritical
Expired - Lifetimelegal-statusCriticalCurrent

Links

Images

Classifications

Definitions

Landscapes

Description

  • This invention relates to coin validators, and is particularly, but not exclusively, concerned with validators which use very little power, and which are therefore suitable for use in, for example, pay telephones.
  • US-A-4 124 111 discloses coin validators in which the outputs of inductive sensors are delivered to window comparators in order to determine whether the peak values of the outputs are within preset limits. Timers are also provided to determine whether the period for which the sensor output exceeds a predetermined threshold level is within predetermined limits. An alternative embodiment disclosed in US-A-4 124 111 is intended to avoid problems due to the possibility of a counterfeit coin causing the same peak value in the sensor output as a genuine coin. In this alternative embodiment, a level detector causes clock pulses to be generated during the period that the sensor output exceeds a predetermined threshold. The sensor output is digitised, and the clock pulses cause successive digitised outputs to be accumulated in a counter. The final counter output thus represents the integral of the sensor output level throughout the period that the sensor output exceeds the threshold level.
  • It is therefore the object of that embodiment to validate coins on the basis of the total area under the curve representing the sensor output level, without regard to whether specific output level values are reached. However, it is very often desirable to validate coins on the basis of whether a specific portion of the output level curve, particularly the peak, adopts a predetermined value.
  • In accordance with the invention, there is provided a coin validator for determining whether an item is a genuine coin, the validator having sensing means comprising a coin-testing sensor and a validation circuit coupled to an output of the sensing means for calculating a coin measurement based on the sum of values indicative of successive amplitudes of an output signal from said sensing means produced as said item moves relative to said sensor, and for determining whether said measurement is appropriate for a genuine coin, characterised in that the measurement is based on the sum of values indicative of successive amplitudes of said output signal produced while the item is substantially at a position at which a peak level of the output signal amplitude occurs, whereby the measurement is representative of said peak level.
  • Preferably, the coin measurement is based on the first n of a greater number of values read by said circuit, but not on any subsequent read value. Preferably, the coin measurement is based on selected output values, the validator having a circuit responsive to the sensor output values for detecting when a coin is leaving the sensor and in response thereto for selecting the values on which the measurement is based.
  • Preferably, a predetermined number of measurements are stored, and when the latest measurements indicate that the coin is leaving the sensor, the first n of these measurements are averaged, where n is a predetermined value.
  • EP-A1-0 058 094 describes a coin validator which provides very accurate and reliable results, and which consumes very little power. Preferred aspects of the present invention are concerned with further improvements in this field, directed to a large extent to reducing the cost of the apparatus without increasing the power consumption.
  • It is known, e.g. from EP-A1-0 058 094 to provide an arrival sensor, which is used to sense when a coin arrives at a validator so as to initiate the powering-up of parts of the validator circuitry which are normally, in order to conserve power, either switched off or running at a relatively low power level.
  • Preferably, a coin validator of the present invention has an arrival sensor for sensing the arrival of a coin at a sensing station, and a processor having a first state in which it performs processing operations and operates at a relatively high current level, and a second state in which it operates at a relatively low current level, and means for periodically causing the processor to enter the first state in order to determine, using said arrival sensor, whether a coin has arrived. Preferably, the processor is caused to perform, in its first, active state, a validity checking operation in response to arrival of the coin as detected by the arrival sensor. The processor is preferably a microprocessor.
  • Preferably, the arrival of a coin is detected by performing, periodically, a measurement using an arrival sensor, and determining that a coin has arrived if measurements produce values which change in a predetermined manner. In a preferred embodiment, the last two measurements taken of the frequency of the output of the arrival sensor are considered, and if that frequency is found to have increased by more than a predetermined amount, it is determined that a coin has arrived at the sensor. This determination is made in response to measurements taken over a short period, and therefore the effects of drift caused by, e.g. temperature changes or aging of components, does not have any material effect upon the detection of coin arrival.
  • The processor is preferably activated periodically only long enough to perform a measurement and determine whether a coin has arrived. The processor then returns to its second state, to reduce power consumption, unless coin arrival is detected in which case a validation operation is performed.
  • Preferably, a circuit is provided for automatically resetting the processor after the processor has been caused to enter its active state unless the circuit is inhibited from doing so by the processor itself. Under normal circumstances the processor will inhibit the operation of the resetting circuit, but if the processor "hangs-up", i.e. ceases to operate properly, it will automatically be reset so that proper operation of the processor can be recommenced. The resetting circuitry can also be arranged to respond to other signals; for example, it can be responsive to an output of the processor and cause resetting if a signal at the output lasts for more than a predetermined interval.
  • In a preferred embodiment, a counter is arranged to count, following the activation of the processor, and to cause resetting if a predetermined count is reached. Under normal circumstances the counter would be cleared by the processor before this predetermined count is reached. The counter may also be used for periodically causing the processor to enter its first state.
  • The output of the arrival sensor can be measured by using a counter (possibly the above-mentioned counter) which is caused to count the oscillations of the arrival sensor for a predetermined period to produce a count representing frequency. This method can also be used during the validation operation to produce a measure of a parameter (preferably diameter) of the coin.
  • Preferably, the coin validator does not normalise the speed of coins delivered to a sensing station thereof, and has means responsive to a value indicative of the speed at which a coin is travelling through said sensing station for providing a signal indicating that the coin is not acceptable in response to determining that the coin has travelled too fast through the sensing station.
  • The coin speed may be detected by measuring the interval between the coin passing two separate sensors and/or by measuring the rate of change of an output signal of a single sensor. Such an arrangement is particularly valuable in small coin validators where the distance between a coin entry slot and the coin sensors is short and therefore there is severe risk that the coin's motion when it reaches the sensor will not have stabilised to such an extent as to ensure accurate test results.
  • US-A-3797628 discloses a coin validator in which token velocity is measured in order to determine whether a coin is acceptable. However, this is concerned with a different type of validator, in which the velocity of an inserted coin is normalised and then altered in accordance with the properties of the coin, so that the velocity measurement is in effect a test of the coin, rather than a test of whether the coin's flight is suitable for validation.
  • Arrangements embodying the invention will now be described by way of example with reference to the accompanying drawings, in which:
    • Fig. 1 schematically illustrates a coin passageway of a coin validator in accordance with the invention;
    • Fig. 2 is a schematic circuit diagram of the coin validator;
    • Fig. 3 is a circuit diagram of an arrival sensor of the validator;
    • Fig. 4 is a circuit diagram of a material sensor in a modified embodiment of the validator;
    • Fig. 5 is a schematic diagram of the circuit of the modified embodiment; and
    • Figs. 6A and 6B are views of opposite sides of a printed circuit board carrying a testing coil used in each embodiment of the validator.
  • Referring to Figs. 1 and 2, the validator 2 has amain processor 4 which uses an arrival/diameter sensing circuit 6 and a material/thickness sensing circuit 8 for detecting the arrival of coins and for testing those coins and providing signals indicating whether a coin is genuine, and if so the type of the coin.
  • The arrival/diameter sensing circuit 6 has asensing coil 10 connected in an oscillator circuit to be described in more detail subsequently.
  • Thecoil 10 is situated at one side of acoin passageway 7. Thepassageway 7 is inclined and canted so that coins, such as that shown at 9, travel down thepassageway 7 in the direction A with their faces in contact with the side of the passageway on which thecoil 10 is located. Thecircuit 6 is so arranged that the signal appearing at theoutput 12 of thecircuit 6 has a frequency which alters as a coin passes thecoil 10, and which peaks at a level predominantly dependent upon the diameter of the coin.
  • The material/thickness sensing circuit 8 has acoil 14 disposed at the opposite side of thecoin passageway 7 from thecoil 10. Thecoil 14 is connected in an oscillator circuit, and the circuit is so arranged that the signal appearing at theoutput terminal 16 is attenuated in response to a coin passing thecoil 14. The peak level of attenuation is predominantly dependent upon the material from which the coin is made, and the thickness of the coin. Because the coin contacts the side of thepassageway 7 opposite to that on which thecoil 14 is located, the spacing of the coin from the coil will depend upon coin thickness, so that it is ensured that this will have a significant effect on the output ofcircuit 8.
  • Theprocessor 4 is a CMOS 8048 (or CMOS 8049) microprocessor. This has terminals P1, P2, P3, P4 and P5, which can be used as, respectively, a clock output terminal, an interrupt input terminal, a reset input terminal, an input/output terminal and a testable input terminal. There are also address/data bus terminals D. The remaining terminals referred to below are further input/output terminals which, unlike the terminal P4 which is used at different times as both an input and an output, are only required to perform a single input or output function in the particular circuit shown. Theprocessor 4 also has power supply terminals, clock input terminals etc. which are not shown in Fig. 2.
  • Theprocessor 4 has in its instruction set a HALT instruction, which when executed causes the processor to enter a quiescent state, in which no processing operations are carried out and the power consumption is substantially reduced. The processor can be switched back to an active state by a signal on the interrupt terminal P2.
  • The validator is installed in a pay telephone. Under normal circumstances the entire validator is switched off. When the handset is lifted, parts of the validator circuit, including theprocessor 4 and arrival/diameter sensing circuit 6, but excluding the material/thickness sensing circuit 8, are switched on.
  • Theprocessor 4 then executes an initialisation routine, following which a HALT instruction is executed so that the processor enters a quiescent state.
  • The oscillations appearing at theoutput terminal 12 of the arrival/diameter sensing circuit 6 are delivered viagates 18 and 20 to theclock input 22 of acounter 24. The counter has output terminals C1 to C10. The counter counts the pulses until a signal appears at count output C10. This signal is delivered to the interrupt terminal P2 of theprocessor 4 in order to cause the processor to enter its active state. The processor then proceeds to issue on line 26 a clear signal which is delivered to theclear terminal 28 of thecounter 24. The processor also delivers on line 30 a signal for closing thegate 18.
  • Theprocessor 4 then temporarily opens thegate 18 for a predetermined duration. Thecounter 24 is thus caused to count the pulses appearing at theoutput terminal 12 of thecircuit 6. The final count, which appears at the count terminals C1 to C8, is noted by theprocessor 4 which has input/output terminals connected to those count terminals, before thecounter 24 is cleared by the processor.
  • Theprocessor 4 has a memory into which the count is stored, the arrangement being such that the memory always stores the previous count measured in this way. The processor determines that a coin has arrived at thecoil 10 if the second count exceeds the first by more than a predetermined number. Thus, a coin is detected in response to an increasing frequency appearing at theoutput terminal 12.
  • Assuming that a coin has not been detected, theprocessor 4, after clearing thecounter 24, opens thegate 18 and executes the HALT instruction. Theprocessor 4 will then adopt its quiescent state until a signal appears once more at the count terminal C10.
  • The processor is thus regularly caused to enter its active state in order to determine whether or not a coin has arrived, and if not the processor re-enters its quiescent state. This may occur at intervals of, for example, 5 milliseconds, the processor being active for a period of less than 1 millisecond during each of these intervals. The average current consumption of theprocessor 4 is thus low.
  • Assuming that the arrival of a coin is detected, theprocessor 4 then continues to sample the frequency of the signal appearing at the terminal 12. The frequency continuously increases until a peak is reached, following which the frequency decreases until an idling level is reached, after the coin has left the coil. Theprocessor 4 recognises and stores the peak and idle levels, and thereafter calculates the ratio of these two levels in order to produce a diameter-indicating value.
  • At some stage, in response to detecting the arrival of a coin, the processor issues on line 32 a signal for operating apower switch 34. This causes the power supply to be connected to the material/thickness sensor circuit 8.
  • Theprocessor 4 may be arranged to switch on the material/thickness sensor circuit 8 immediately after the detection of the arrival of a coin to ensure that the operation ofcircuit 8 has stabilised by the time the coin reachescoil 14. Alternatively, to conserve power, theprocessor 4 may be arranged to switch on thecircuit 8 after detection of the peak in the output frequency of the signal atterminal 12, or possibly when theprocessor 4 has detected that the frequency has dropped to an idling level.
  • As a further alternative, theprocessor 4 may be arranged to check that the diameter value is appropriate for a genuine coin of a denomination which the validator is arranged to accept before switching on thecircuit 8. In this way, thecircuit 8 will not be operated unless the coin has an acceptable diameter, and thereby power consumption is further reduced.
  • Once the diameter value has been calculated and thecircuit 8 switched on, theprocessor 4 issues a signal on line 30 to close thegate 18, so that no more pulses from thecircuit 6 can reach thecounter 24. The counter is cleared, and the processor issues a signal online 36 to open agate 38. This permits the gate to pass pulses from the terminal P1 via thegate 20 to theclock input terminal 22 of thecounter 24.
  • Thecounter 24 thus counts up at a constant, predetermined rate. The count terminals C1 to C8 are connected via resistors R1 to R8 to respective points on a series resistor network R9 to R16 coupled between ground and oneinput 40 of acomparator 42. Theother input 44 of thecomparator 42 is connected to theoutput terminal 16 of thecircuit 8.
  • The resistors R1 to R16 act as potential dividers in such a manner that a signal at any one of the count output terminals C1 to C8 will produce, at theinput terminal 40 of thecomparator 42, a voltage corresponding to the respective count terminal. The effect of this is to cause the voltage at the terminal 40 to increase progressively in a stepwise manner as the count reached by thecounter 24 increases. The resistors are of close tolerance to ensure an even distribution of the voltages produced as the count increases.
  • After the processor issues the signal from terminal P4 which opens thegate 38, the terminal is switched so that it now behaves as an input terminal. As the voltage at theinput terminal 40 of thecomparator 42 increases, it will eventually rise past the voltage at terminal 44 from thecircuit 8. At this time, the output ofcomparator 42 will switch logic levels, thus closinggate 38 and preventing further pulses from reaching thecounter 24. This change in logic levels will also be sent to terminal P4 of theprocessor 4, which is detected by theprocessor 4 and used to indicate that the count output terminals C1 to C8 should be read. The count will be a digital representation of the analog voltage atterminal 16 of thecircuit 8.
  • Thecounter 24 is then cleared, the terminal P4 switched to behave as an output terminal, and thegate 38 re-opened so as to permit theprocessor 4 to take a further measurement of the output signal appearing atterminal 16 of thecircuit 8.
  • Thecomparator 42 has an open-collector output so that this and the terminal P4 can be directly connected to thegate 38, whereby each can controlgate 38, without interfering with each other.
  • Theprocessor 4 repeatedly measures the output appearing atterminal 16, and determines from these measurements the idle value. This is done before the coin reaches thesensor coil 14, and may be initiated by thecircuit 6 sensing the departure of the coin fromcoil 10. Then as the attenuation increases during the movement of the coin past the sensor, the peak value of the signal is determined. This is preferably achieved by storing successive measurement values. The processor detects when these values alter in such a manner as to indicate that the attenuation is decreasing due to the coin leaving the sensor. The processor then averages the stored values, preferably ignoring the more recent measurements so that the values used represent measurements taken when the coin was substantially at the mid-point of its travel past the sensor. For example, the processor may be arranged to take the average of the first, say, four of the last twelve measurements. Of course, instead of taking an average measurement by summing a predetermined number of values and then dividing by that number, so as to compare the resulting value with a stored range, the processor could simply sum the values without dividing the result; the stored ranges would be correspondingly greater.
  • The ratio of the idle and peak values is determined in order to produce a thickness/material-indicating value. The idle value is measured before the peak so that the decision as to whether an accept/reject gate should be opened can be made very soon after the peak has been reached, and therefore little space is required between thecoil 14 and this gate.
  • At the end of the thickness/material testing operation, thecircuit 8 is switched off, thecounter 24 is cleared and thegate 18 is re-opened to allow the pulses appearing atoutput terminal 12 ofcircuit 6 to reach thecounter 24.
  • For each of the denominations of coins which the validator 2 is designed to accept, theprocessor 4 stores information defining a diameter range and a material/thickness range. For example, theprocessor 4 may store upper and lower limits of the respective ranges, or alternatively may store a single value from which the processor can calculate, using a stored or predetermined tolerance, the appropriate range.
  • Theprocessor 4 compares the two measurements, i.e. the diameter value and the thickness/material value, with the ranges for the respective coins, and determines that a valid coin of a particular denomination has been received if both values fall within the appropriate ranges for that denomination. In that case, theprocessor 4 produces on one or both ofdata lines 46 an ACCEPT signal, and on lines 48 a binary signal indicating the denomination of the coin.
  • The coin validator 2 is intended for installation in various types of machines, e.g. gaming machines. In some of these, it is desired that the machine be capable of accepting a first range of coins (e.g. 5p, 10p, 20p and 50p U.K. denomination coins), and in other machines a different range (e.g. 10p, 20p, 50p and £1 coins). To cater for this without requiring different types of validator to be manufactured, the validator is arranged to recognise all five coins and generate ACCEPT signals onlines 46 in accordance with the range of coin denominations within which a received coin lies. Thus, if the denomination of a received coin falls within both ranges (e.g. for 10p, 20p and 50p coins) an ACCEPT signal is generated on bothlines 46, and the coin denomination indicated by the data onlines 48. If the coin denomination lies in only one range (e.g. 5p), then only one of the lines 46 (corresponding to that range of denominations) carries the ACCEPT signal while thelines 48 carry data representing the denomination 5p. When a coin denomination which belongs only to the other range is received (e.g. a £1 coin), the same data onlines 48 can be generated, but this time the ACCEPT signal is generated on the other of thelines 46.
  • Accordingly, the same validator can be installed in any of the above types of machines, and in each case it is merely necessary to select which of thelines 46 is to be used in accordance with the range of denominations which the machine is intended to accept.
  • There is a danger that theprocessor 4 may "hang-up", i.e. may cease to operate properly, for example due to electrical noise or interference. To avoid problems caused by this faulty operation, the validator 2 has a reset pulse generator 50, which produces a pulse of predetermined length to reset theprocessor 4 in the event that any one of three conditions indicative of "hang-up" occurs.
  • As mentioned above, the output of counter terminal C10 is used to deliver a signal to interrupt terminal P2 ofprocessor 4, which causes the processor to issue a signal online 26 to clear thecounter 24. If this does not occur, due to faulty operation of theprocessor 4, the counter will not be cleared and will continue to count in response to pulses from thecircuit 6. Eventually, an output signal will appear at terminal C9 of thecounter 24, and the simultaneous appearance of signals at terminals C9 and C10 will be detected by agate 52, which will deliver an activating signal via agate 54 to the circuit 50 to cause resetting of theprocessor 4.
  • Thegate 54 has two further inputs connected torespective detection circuits 56 and 58. Each of these receives a signal at its input and delays that signal, but the signal appears at the output only if the input signal lasts for more than a predetermined amount of time. Circuit 56 is connected to theclear terminal 28 of thecounter 24, so that if after issuing a signal to clear the counter the processor suddenly begins to behave incorrectly, the signal at theclear input terminal 28 will persist longer than it should, and this will be detected by the circuit 56 which will issue a signal viagate 54 to circuit 50 to cause resetting of theprocessor 4.
  • Thecircuit 58 has its input connected to the line 30 which carries the signal issued by theprocessor 4 to close thegate 18. The longest time for which thegate 18 is closed occurs when the processor is measuring the output ofcircuit 8. The delay ofcircuit 58 is set to be longer than this time. If theprocessor 4 begins to behave incorrectly during the thickness/material measuring operation, and thegate 18 thus remains closed, this will be detected by thecircuit 58 and cause resetting of the processor.
  • Even if theprocessor 4 begins to behave improperly, it may nevertheless execute an interrupt routine, initiated by the signal delivered to terminal P2, in a correct manner. To detect this situation, theprocessor 4 is arranged to set a number of internal flags while executing the arrival detection routine. During the interrupt routine, theprocessor 4 checks to see that these flags are set. If they are not, because the main routine was not being executed properly, theprocessor 4 executes an instruction which causes it to be reset.
  • The validator is preferably made in such a way that the coin measurements which are made produce fairly predictable results for given denominations, so that the parameter ranges stored by theprocessor 4 do not have to be specially worked out for each validator. However, to accommodate slight variations between validators, and changes in a particular validator due to ageing or drift, thesensing circuits 6 and 8 can be adjusted in respect of frequency and/or gain to vary their outputs.
  • To facilitate the making of adjustments, theprocessor 4 can be switched into a test mode by connecting alink 59 between a power supply rail and the testable input terminal P5, which terminal is normally held at a low potential by a resistor R17 connected to ground. At the same time, the operator connects a device to the data lines D to display the potentials on these lines.
  • After switching the validator into the test mode, the operator inserts a coin of a particular denomination (e.g. 10p), and determines what signals are produced on the data lines 46 and 48 in response thereto. The inserted coin is preferably specially selected so that its properties are of an average value with respect to the normal variations expected of coins of that denomination.
  • Theprocessor 4 operates as described up to and including the obtaining of digital values representing the measurements made by thesensing circuits 6 and 8. At that time the processor checks the terminal P5, and if this is found to be high the processor then executes a test routine instead of continuing with the validation operations described above.
  • In the test routine, the values derived from thesensing circuits 6 and 8 are compared with a special set of "test ranges", instead of with the normal acceptability ranges. These test ranges correspond to the ranges used to determine whether an acceptable coin of the particular denomination (e.g. 10p) has been received, except that they are narrower than the acceptability ranges.
  • In the test mode, the processor's output ondata lines 46 and 48 is in a different format, and has a different meaning, from the outputs in the normal validation operation. In the test mode, if both measured properties upon insertion of the coin are within the respective test ranges, a high-level logic signal is applied to all theoutput lines 46 and 48. If the value derived from thesensing circuit 6 exceeds or falls below the respective range, thelines 46 are caused to carry a binary value of "10" or "01", respectively. Similarly, if the value derived from sensingcircuit 8 exceeds or falls below its respective test range, the value produced onlines 48 is "10" or "01", respectively. An output value of "0000" onlines 46 and 48 is reserved for situations in which thesensing circuits 6 and 8 produce incorrect values which are clearly not due merely to poor adjustment (e.g. values resulting from two coins being detected at the same time, a poor coin flight path, etc.) so that the operator will be able to take appropriate action.
  • Referring now to Fig. 3, the arrival/diameter sensing circuit 6 comprises thecoil 10 connected in a Colpitt's oscillator circuit. In the particular configuration used here, an amplifier formed by atransistor 60 has a feedback loop including thecoil 10 connected between its collector and base. Thecoil 10 is connected in series with an adjustment circuit comprisingvariable resistor 61 connected in parallel withinductance 63.Capacitors 62 and 64 are each connected between, on the one hand, a respective end of the circuit formed bycomponents 10, 61 and 63, and on the other hand, ground. Thevariable resistor 61 is used for the adjustment made during the test mode.
  • Resistors 66, 68 and 70 are provided for biasing thetransistor 60 into conduction. The load on thetransistor 60 is distributed between a collector impedance (formed by a resistance RL and an inductance LL) and the resonant circuit formed by thecomponents 10, 61, 62, 63 and 64.
  • Thus, the output voltage appearing across thecapacitor 62 is dependent to a large extent on the fixed impedance RL and LL. Thus, although the passage of a coin in proximity to thecoil 10 will cause some attenuation of this voltage, the degree of attenuation will be relatively small, because the load impedance does not change, compared with a circuit such as those used in the above-mentioned British Patent specification No. 2093620, in which the coil is connected to the collector current path and therefore has a very substantial effect on the output voltage. The incorporation of inductance LL increases the stability of the output voltage with changes in frequency.
  • Accordingly, thecircuit 6 can be arranged so that it normally consumes a low level of current, but nevertheless will provide an output signal which will not disappear even when a coin is in close proximity to thecoil 10. This makes the circuit particularly suitable for use as an arrival sensing circuit. To reduce cost and power consumption, the circuit is, as mentioned above, also used for measuring purposes. It has been found that if thecoil 10 is suitably arranged for diameter measurement, and the frequency of the output rather than the amplitude is used for measurement purposes, good discrimination can be achieved with the same low operating current as is used for arrival sensing.
  • A modified version of the above embodiment will now be described with particular reference to Figures 4 and 5. This embodiment operates in a similar manner to the one described above, and similar reference numbers will be used for similar parts, except for the points set out below.
  • In the previously described embodiment, thesensing circuit 8 produced an output whose amplitude was sensed in order to provide an indication of the material and thickness of the coin. In the embodiment of Figures 4 and 5, the sensor is used for providing an output which is predominantly dependent upon the material of the coin, and somewhat less dependent upon thickness. In this case there are twocoils 14 and 14' (the latter of which is shown in phantom in Figure 1) positioned on respective sides of the coin passageway. As in the earlier embodiment, the amplitude of the output of thesensing circuit 8 is used for measurement purposes; however in the present embodiment the frequency of the output is used as an additional measurement. In total, there are therefore three measurements, which are compared with respective stored ranges, and as a consequence of this the rejection of non-genuine coins is made much more reliable.
  • Figure 4 shows thecircuit 8, which is additionally suitable for use in the first-described embodiment. The circuit has a standard oscillator configuration, using atransistor 100. The twocoils 14 and 14', which are in field-aiding relationship,are connected in series with each other and with avariable inductance 102. The inductances are connected in the collector path of thetransistor 100. The emitter path includes avariable resistor 104.
  • The output of thecircuit 8 is indicated at 106, and is taken from the collector oftransistor 100. As a coin passes between thesensors 14 and 14', both the frequency and amplitude of the output signal vary.
  • These parameters can be adjusted using thevariable inductance 102 and thevariable resistor 104. Preferably the frequency is adjusted first using thevariable inductance 102, as this will also have an effect on amplitude.
  • Referring to Figure 5, in this embodiment themicroprocessor 4 is of the Motorola 6805 family. This has a plurality of ports which can be used as input or output terminals. In the arrangement shown, terminals I1 to I3 are used as input terminals, and terminals O1 to O11 are used as output terminals.
  • The microprocessor has an internal counter which can be clocked at regular intervals so that it acts as a timer the operation of which can be initiated or halted by the application of a signal to terminal T1. Alternatively, the counter can be used to count pulses appearing on terminal T1. This internal counter is used in place of thecounter 24 of Figure 2.
  • Themicroprocessor 4 can operate aswitch 150 which selectively delivers the output pulses ofsensing circuit 6 to a divide-by-fourcircuit 152 formed of two flip-flops. The output ofcircuit 152 is delivered to the terminal T1. The internal counter can thus be used for counting pulses from thecircuit 6 and hence measuring the frequency of the output. The states of the flip-flops incircuit 152 are detected on input lines I2 and I3 so that two extra bits of resolution can be achieved. When counting is commenced, thecircuit 152 is released from its set state by changing the signal appearing on output terminal O5. After the measuring operation, thecircuit 152 is held in a set state which allows the input terminal T1 to receive other signals, as will be described.
  • In particular, the output ofsensing circuit 8 is delivered via another microprocessor-controlled switch 154 to terminal T1 so that the frequency of this output can be measured. In this case the divide-by-fourcircuit 152 is not required as thecoils 14, 14' are driven at a substantially lower frequency than thecoil 10.
  • The output of thesensing circuit 8 is also delivered via arectifying circuit 156 to acomparator 158. Another input of thecomparator 158 is connected to a junction between a constantcurrent charging circuit 160 and a capacitor 162.The chargingcircuit 160 can be switched on or off by an output terminal O2 of themicroprocessor 4.
  • In operation, in order to measure the amplitude of the output ofsensing circuit 8, the microprocessor switches on the chargingcircuit 160 and at substantially the same time starts the internal counter, which is acting in its timer mode. This causes the voltage on thecapacitor 162 to rise linearly. As soon as this voltage equals that from the rectifyingcircuit 156, the output ofcomparator 158 switches polarity, which is detected at input terminal I1. The microprocessor senses this, and determines the count reached by the internal timer, which is digital representation of the amplitude of the output ofsensing circuit 8.
  • The output of thecomparator 158 is delivered to the timer terminal T1 via a microprocessor-controlledswitch 164. This is to ensure that the operation of the timer is halted immediately the output of thecomparator 158 changes state; this avoids problems caused by the delay in the microprocessor first detecting the change in state at terminal I1 and then halting the timer.
  • Thus, the internal counter measures (a) frequency of output ofsensing circuit 6, (b) frequency of output ofsensing circuit 8, and (c) amplitude of output ofsensing circuit 8.
  • The circuit operates substantially as described with reference to Figure 2. However, after the coin starts to leave thecoil 10, themicroprocessor 4 first measures the amplitude of the output ofsensing circuit 8, then measures its frequency, and then once more measures the amplitude. The two amplitude measurements are averaged to obtain the idle amplitude value. The frequency measurement takes place over a sufficiently long time that any slight fluctuations in frequency do not affect the result.
  • Subsequently, amplitude measurements are repeatedly taken. As the coin enters the space betweencoils 14 and 14', the amplitude will start to decrease. Successive amplitude measurements are compared, and once the amplitude stops decreasing, a frequency measurement is made. Thereafter, a succession of further amplitude measurements are made, and when they indicate that the coin is leaving thecoils 14, 14', a plurality of these measurements (preferably excluding the most recent measurements) are averaged to obtain the peak amplitude value.
  • This operation gives rise to three measurement values, each comprising the ratio of an idle value with the peak value, which are compared with respective ranges to determine whether the coin is valid, and if so the denomination of the coin.
  • If the coin is valid, an ACCEPT signal is delivered on output terminal O7, and the denomination of the coin is indicated by the signals on lines O8 and O9.
  • Themicroprocessor 4 also times the interval between the coin arriving at thecoil 10 and departing from thecoils 14, 14'. If this interval is less than a predetermined value, it is indicative of a coin which is travelling too fast for accurate measurement, and the coin is therefore rejected. Also, the microprocessor checks the successive values of the frequency of thesensing circuit 6, and successive values of the amplitude ofsensing circuit 8, and if either of these is altering too rapidly the coin is rejected on the basis that it is travelling either too fast or in an unstable manner.
  • When an operator wishes to test the operation of the validator, he operates a switch or connects a link to issue a pulse to an interrupt terminal INT of the microprocessor 4 (instead of using a test terminal T1 as in Fig. 2). This causes the microprocessor to execute an interrupt routine which results in signals being generated on a serial data output line O10 in response to a coin passing thecoils 10, 14, 14'. The operator inserts a coin having known characteristics, such as a coin of a particular denomination which has been chosen so as to have substantially exactly average properties. The microprocessor compares the three measurements produced by this coin with special ranges which are narrower than those normally used for this denomination of coin, and as a consequence the data on output line O10 indicates what adjustments need to be made to thesensing circuits 6 and 8.
  • The operator has a test device connected to receive the data from output terminal O10 and clock pulses from output terminal O11. The device includes logic circuitry which decodes the data so as to provide a display indicating whether and in which manner any of the components 61 (Fig. 3), 102 and 104 (Fig. 4) need adjustment.
  • Theswitches 150, 154 and 164 of Fig. 5 may be simply logic gates, such as NAND gates.
  • Referring to Figs. 6A and 6B, in conjunction with Fig. 1, a preferred form of thecoil 10 will now be described. The coil is formed by a printed circuit etched on both sides of a double-sided printed circuit board 80. Fig. 6A shows theside 82 of the board 80 which in use is more closely adjacent the coin path, and Fig. 6B shows theopposite side 84. Theboard 82 is located in a plane parallel to the side walls of thepassageway 7.
  • On each side, the printed circuit board has been etched to form a spiral conductive pattern having an overall substantially circular configuration.
  • Referring to Fig. 6A, theside 82 carries twoterminal portions 86 and 88. The conductive path starts from theterminal portion 86 and then spirals inwardly to aninner contact portion 94.
  • Theterminal portions 86 and 88 are positioned directly opposite corresponding terminal portions on theside 84 which are respectively labelled 86' and 88', and may if desired be connected thereto by respective plated through-holes. Theinner contact portion 94 is connected via a plated through-hole to a corresponding contact portion 94' on theside 84. From there, the printed circuit pattern spirals outwardly to terminal portion 88'.
  • Thus, theterminal portions 86 and 88' form the opposite ends of thecoil 10. In use, the field created by the portion of thecoil 10 onside 82 will extend in the same direction as the field produced by the part of the coil on theside 84.
  • The respective parts of thecoil 10 on the opposite sides of the board 80 can be positioned very accurately with respect to the coin path, so that there is good consistency in the measurements produced by thecoil 10 from validator to validator. Thus, only minor adjustments using thevariable resistor 61 of Fig. 3 are needed.
  • The bottom edge of thecoil 10 is located at or preferably slightly below the bottom of the coin path so that if a coin passing thecoil 10 tends to bounce there is little or no effect upon the coil area covered by the coin and hence upon the measured value.
  • The term "coin" has been used herein to cover not only genuine coins but also non-genuine coins or other items which might be received by the validator.

Claims (26)

  1. A coin validator for determining whether an item is a genuine coin, the validator having sensing means (8,14; 8,14,14') comprising a coin-testing sensor (14; 14,14') and a validation circuit (4) coupled to an output (16) of the sensing means (8,14; 8,14,14') for calculating a coin measurement based on the sum of values indicative of successive amplitudes of an output signal from said sensing means (8,14; 8,14,14') produced as said item moves relative to said sensor (14; 14,14'), and for determining whether said measurement is appropriate for a genuine coin, characterised in that the measurement is based on the sum of values indicative of successive amplitudes of said output signal produced while the item is substantially at a position at which a peak level of the output signal amplitude occurs, whereby the measurement is representative of said peak level.
  2. A validator as claimed in claim 1, wherein the validation circuit (4) is operable for deriving values indicative of successive attenuations of the output signal produced by said sensor (14; 14,14') as said item moves relative to said sensor (14; 14,14'), and for calculating (when successive values alter in such a manner as to indicate that the attenuation is decreasing) said measurement on the basis of the sum of the first n of a greater number of values derived by said circuit (4).
  3. A validator as claimed in claim 1, wherein the validation circuit (4) is responsive to derived values indicative of successive amplitudes of the output signal produced by said sensor (14; 14,14') as said item moves relative to said sensor for detecting when a coin is leaving the sensor (14; 14,14'), and in response thereto for selecting those values on which the measurement is based.
  4. A validator as claimed in claim 2, wherein the validation circuit (4) is responsive to the derived values for detecting when a coin is leaving the sensor (14; 14,14'), and in response thereto for selecting those values on which the measurement is based.
  5. A validator as claimed in claim 2 or claim 4, wherein said validation circuit (4) is arranged to read and store a predetermined number of values, and to calculate said measurement based on the first n of these values, n being less than the predetermined number.
  6. A validator as claimed in any preceding claim, wherein the sensor is an inductive coin-testing sensor (14,14'), and the validation circuit is arranged to determine whether both amplitude and frequency changes produced by a coin in proximity to the sensor (14,14') are representative of a valid coin.
  7. A validator as claimed in claim 6, the validation circuit (4) including means for alternately measuring the frequency and amplitude of the output of the sensor.
  8. A validator as claimed in claim 6 or claim 7, the validation circuit (4) including means responsive to changes in the amplitude of the output of the sensor (14,14') for determining when the frequency is to be sensed.
  9. A validator as claimed in any one of claims 6 to 8, including a counter for providing an indication of changes in the output of said sensor (14,14').
  10. A validator as claimed in claim 9, wherein the counter is used to count pulses from said sensor (14,14') in order to provide an indication of the frequency thereof, and forms part of an analog/digital converter for determining the amplitude of the output of said sensor (14,14').
  11. A validator as claimed in any preceding claim, further including an arrival sensor (6,10) for powering-up at least part of the circuitry of the validator in response to the sensing of the arrival of a coin at a sensing station of the validator.
  12. A validator as claimed in claim 11, including a processor (4) having a first state in which it performs processing operations and operates at a relatively high current level, and a second state in which it operates at a relatively low current level, and means (24) for periodically causing the processor to enter the first state in order to determine, using said arrival sensor (6,10), whether a coin has arrived.
  13. A validator as claimed in claim 12, wherein the processor (4) is arranged to perform, in its first state, a validity checking operation in response to arrival of a coin as sensed by the arrival sensor (6,10).
  14. A validator as claimed in claim 12 or 13, wherein the arrival sensor (6,10) is an oscillator comprising an inductance (10), the frequency of the oscillator (6,10) being dependent on the value of the inductance (10), the validator further comprising means responsive to a change in the frequency of the oscillator (6,10) caused by a coin coming into proximity to the inductance (10) for providing a signal indicating coin arrival.
  15. A validator as claimed in claim 14, wherein the inductance (10) is coupled to an amplifier so as to produce said oscillator (6,10), at least a substantial part of the load of the amplifier (6) being independent of the presence of the coin.
  16. A validator as claimed in claim 14 or 15, wherein the validator is operable to determine whether the changed frequency caused by the proximity of the coin to the inductance (10) indicates that the coin is genuine.
  17. A validator as claimed in claim 16, wherein the changed frequency of the oscillator (6,10) is indicative predominantly of the diameter of the coin.
  18. A validator as claimed in claim 17, wherein the inductance (10) of the oscillator (6,10) comprises a coil having a height substantially equal to its width.
  19. A validator as claimed in any one of claims 16 to 18, wherein the oscillator (6,10) is arranged to apply to the inductance (10) a current in order for changes in the frequency of the oscillator (6,10) caused by the proximity of the coin to be sensed in order to cause said powering-up, and wherein the changed frequency used in determining whether or not the coin is genuine is detected without applying an increased current.
  20. A validator as claimed in any one of claims 15 to 19, including counting means (24) coupled to the output of the oscillator (6,10) in order to provide an indication of the frequency of said oscillator (6,10).
  21. A validator as claimed in claim 20, wherein the counting means (24) is also arranged for periodically causing the processor to enter its first state.
  22. A validator as claimed in any one of claims 12 to 19, wherein said means (24) for periodically causing the processor (4) to enter the first state comprises counting means (24) operable to count in response to an output of the arrival sensor (6,10) and to cause the processor (4) to enter the first state when a predetermined count is reached.
  23. A validator as claimed in claim 20, 21 or 22, wherein the counting means (24) is operable, while the processor (4) is in its first state, to count repeatedly and to cause resetting of the processor (4) upon reaching a predetermined count, the processor (4) being programmed to clear the counter before the predetermined count is reached.
  24. A validator as claimed in any preceding claim, including means (4) responsive to a value indicative of the speed at which a coin is travelling through a sensing station for providing a signal indicating that the coin is not acceptable in response to determining that the coin has travelled too fast through the sensing station.
  25. A validator as claimed in claim 24, wherein said signal providing means (4) is operable in response to a value indicative of the total travel time through the sensing station.
  26. A validator as claimed in claim 24 or 25, wherein said signal providing means (4) is operable in response to a value indicative of the rate of change of a signal produced in response to a coin coming into proximity to a coin-testing sensor (14,14').
EP198403076191983-11-041984-11-05Coin validatorsExpired - LifetimeEP0146251B1 (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
AT84307619TATE79478T1 (en)1983-11-041984-11-05 DEVICE FOR DETECTING THE VALIDITY OF COINS.

Applications Claiming Priority (4)

Application NumberPriority DateFiling DateTitle
GB83295331983-11-04
GB838329533AGB8329533D0 (en)1983-11-041983-11-04Coin validators
GB84057211984-03-05
GB848405721AGB8405721D0 (en)1983-11-041984-03-05Coin validators

Related Child Applications (3)

Application NumberTitlePriority DateFiling Date
EP88117267.0Division-Into1984-11-05
EP88117267ADivisionEP0308996A3 (en)1983-11-041984-11-05Coin validators
EP88117268.8Division-Into1984-11-05

Publications (2)

Publication NumberPublication Date
EP0146251A1 EP0146251A1 (en)1985-06-26
EP0146251B1true EP0146251B1 (en)1992-08-12

Family

ID=26286975

Family Applications (3)

Application NumberTitlePriority DateFiling Date
EP88117268AExpired - LifetimeEP0308997B1 (en)1983-11-041984-11-05Coin validators
EP19840307619Expired - LifetimeEP0146251B1 (en)1983-11-041984-11-05Coin validators
EP88117267AWithdrawnEP0308996A3 (en)1983-11-041984-11-05Coin validators

Family Applications Before (1)

Application NumberTitlePriority DateFiling Date
EP88117268AExpired - LifetimeEP0308997B1 (en)1983-11-041984-11-05Coin validators

Family Applications After (1)

Application NumberTitlePriority DateFiling Date
EP88117267AWithdrawnEP0308996A3 (en)1983-11-041984-11-05Coin validators

Country Status (6)

CountryLink
EP (3)EP0308997B1 (en)
DE (2)DE3486213T2 (en)
GB (1)GB2151062B (en)
HK (1)HK74297A (en)
SG (1)SG32491G (en)
WO (1)WO1985002047A1 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
GB8509609D0 (en)*1985-04-151985-05-22Coin ControlsDiscriminating between different metallic articles
JPH0546127Y2 (en)*1986-12-291993-12-01
JPH0534060Y2 (en)*1987-10-081993-08-30
GB8814980D0 (en)*1988-06-231988-07-27Ace Coin EquipCoin checking device
JPH0673151B2 (en)*1988-12-141994-09-14サンデン株式会社 Coin receiving device for vending machines
IT1232019B (en)*1989-02-231992-01-23Urmet Spa FINALIZATION FOR COIN SELECTORS
IT1232018B (en)*1989-02-231992-01-23Urmet Spa PERFECTED COIN SELECTOR
ES1011067Y (en)*1989-07-121992-04-01Jofemar, S.A. IMPROVEMENTS IN THE READING OF MAGNETIC SENSORS IN COIN SELECTORS.
GB2234619B (en)*1989-07-281993-04-14Mars IncCoin validators
DE4025328A1 (en)*1990-08-101992-02-13Nat Rejectors Gmbh ELECTRONIC COIN CHECKER
DE69128889T3 (en)*1990-11-072002-08-29Mars, Inc. METHOD AND DEVICE FOR A BATTERY-OPERATED SALES AND DISPENSING DEVICE WITH LOW ENERGY CONSUMPTION
US5244070A (en)*1992-03-041993-09-14Duncan Industries Parking Control Systems Corp.Dual coil coin sensing apparatus
DE59308911D1 (en)*1992-06-031998-10-01Landis & Gyr Tech Innovat Coin detector
RO118233B1 (en)*1992-08-132003-03-28Landis & Gyr Business Suport AgMethod for calibrating the coin checkers and coin checker
DE4301530C1 (en)*1993-01-211994-06-30Nat Rejectors Gmbh Inductive switch-on sensor for battery operated coin validators
DK0704825T3 (en)*1994-09-211998-08-10Ip Tpg Holdco S O R L Device for testing the authenticity of coins, game marks or other flat metallic objects
GB2323200B (en)1997-02-242001-02-28Mars IncCoin validator
GB2401980B (en)*2003-03-142006-02-15Int Currency TechPower control circuit for use in a vending machine
US20070007104A1 (en)*2005-06-222007-01-11Piccirillo James SElectronic coin recognition system

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
FR1465636A (en)*1965-12-011967-01-13Signaux Entr Electriques Controller of moving metal bodies
GB1217066A (en)*1967-05-121970-12-23Tateisi Electronics CompanyCoin detecting system
US3682286A (en)*1969-07-191972-08-08Georg PrummMethod for electronically checking coins
DE2146184A1 (en)*1971-09-151973-03-22Standard Elektrik Lorenz Ag COIN VALIDATOR
US3797628A (en)*1972-03-171974-03-19Little Inc ADevice and method for testing coins employing velocity determining means
FR2212589B1 (en)*1972-12-291976-10-29Satmam
GB1461404A (en)*1973-05-181977-01-13Mars IncCoin selection method and apparatus
US3901368A (en)*1974-03-111975-08-26Lance T KlingerCoin acceptor/rejector
CH580811A5 (en)*1975-01-141976-10-15Sodeco Compteurs De Geneve
JPS5611181Y2 (en)*1975-12-021981-03-13
US4108296A (en)*1976-04-081978-08-22Nippon Coinco Co., Ltd.Coin receiving apparatus for a vending machine
US4381552A (en)*1978-12-081983-04-26Motorola Inc.Stanby mode controller utilizing microprocessor
US4323148A (en)*1979-03-121982-04-06Matsushita Electric Industrial Co., Ltd.Coin selector for vending machine
GR69124B (en)*1980-02-061982-05-03Mars Inc
GB2084310B (en)*1980-09-191984-03-14Mitchell Douglas AllisonA solid fuel effect gas fire
US4359148A (en)*1980-10-281982-11-16Third Wave Electronics Company, Inc.Coin acceptor or rejector
GB2094008B (en)*1981-02-111985-02-13Mars IncImprovements in and relating to apparatus for checking the validity of coins
GB2093620B (en)*1981-02-111985-09-04Mars IncChecking coins
ZA821411B (en)*1981-03-191983-02-23Aeronautical General InstrCoin validation apparatus
GB2118344A (en)*1982-02-121983-10-26Mars IncCoin testing apparatus
JPS59111587A (en)*1982-12-161984-06-27ロ−レルバンクマシン株式会社Money inspector for coin processing machine

Also Published As

Publication numberPublication date
HK74297A (en)1997-06-13
EP0308996A2 (en)1989-03-29
SG32491G (en)1991-06-21
WO1985002047A1 (en)1985-05-09
DE3485866T2 (en)1992-12-10
EP0308997A3 (en)1989-05-17
DE3486213D1 (en)1993-10-28
DE3485866D1 (en)1992-09-17
EP0308996A3 (en)1989-05-17
GB2151062A (en)1985-07-10
GB2151062B (en)1988-06-29
DE3486213T2 (en)1994-01-13
EP0308997B1 (en)1993-09-22
EP0146251A1 (en)1985-06-26
GB8427935D0 (en)1984-12-12
EP0308997A2 (en)1989-03-29

Similar Documents

PublicationPublication DateTitle
EP0146251B1 (en)Coin validators
US4538719A (en)Electronic coin acceptor
US4601380A (en)Apparatus for checking the validity of coins
EP0155126B1 (en)Self tuning coin recognition system
GB2143982A (en)Checking coins
EP0203702A2 (en)Moving coin validation
EP1012796B1 (en)Method and apparatus for validating coins
CA2184147C (en)Coin detection device and associated method
US4275806A (en)Coin sorting machine
EP0316308A1 (en)Coin detection device
US6223878B1 (en)Method and apparatus for validating coins
JPH0117195B2 (en)
JPS6129040B2 (en)
IES62628B2 (en)Method for fecognizing coins

Legal Events

DateCodeTitleDescription
PUAIPublic reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text:ORIGINAL CODE: 0009012

AKDesignated contracting states

Designated state(s):AT BE CH DE FR GB IT LI LU NL SE

17PRequest for examination filed

Effective date:19851217

17QFirst examination report despatched

Effective date:19870304

GRAA(expected) grant

Free format text:ORIGINAL CODE: 0009210

AKDesignated contracting states

Kind code of ref document:B1

Designated state(s):AT BE CH DE FR GB IT LI LU NL SE

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:SE

Free format text:THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date:19920812

Ref country code:LI

Effective date:19920812

Ref country code:CH

Effective date:19920812

Ref country code:AT

Effective date:19920812

REFCorresponds to:

Ref document number:79478

Country of ref document:AT

Date of ref document:19920815

Kind code of ref document:T

XXMiscellaneous (additional remarks)

Free format text:TEILANMELDUNG 88117267.0 EINGEREICHT AM 05/11/84.

REFCorresponds to:

Ref document number:3485866

Country of ref document:DE

Date of ref document:19920917

ETFr: translation filed
ITFIt: translation for a ep patent filed
REGReference to a national code

Ref country code:CH

Ref legal event code:PL

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:LU

Free format text:LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date:19921130

PGFPAnnual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code:NL

Payment date:19921130

Year of fee payment:9

PGFPAnnual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code:BE

Payment date:19921211

Year of fee payment:9

PLBIOpposition filed

Free format text:ORIGINAL CODE: 0009260

26Opposition filed

Opponent name:AZKOYEN INDUSTRIAL A.A.

Effective date:19930510

NLR1Nl: opposition has been filed with the epo

Opponent name:AZKOYEN INDUSTRIAL A.A.

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:BE

Effective date:19931130

BEREBe: lapsed

Owner name:MARS INC.

Effective date:19931130

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:NL

Effective date:19940601

NLV4Nl: lapsed or anulled due to non-payment of the annual fee
PLBOOpposition rejected

Free format text:ORIGINAL CODE: EPIDOS REJO

APACAppeal dossier modified

Free format text:ORIGINAL CODE: EPIDOS NOAPO

APAAAppeal reference recorded

Free format text:ORIGINAL CODE: EPIDOS REFN

PLBQUnpublished change to opponent data

Free format text:ORIGINAL CODE: EPIDOS OPPO

PLABOpposition data, opponent's data or that of the opponent's representative modified

Free format text:ORIGINAL CODE: 0009299OPPO

R26Opposition filed (corrected)

Opponent name:AZKOYEN INDUSTRIAL A.A.

Effective date:19930510

APACAppeal dossier modified

Free format text:ORIGINAL CODE: EPIDOS NOAPO

PLBNOpposition rejected

Free format text:ORIGINAL CODE: 0009273

STAAInformation on the status of an ep patent application or granted ep patent

Free format text:STATUS: OPPOSITION REJECTED

27OOpposition rejected

Effective date:19960330

REGReference to a national code

Ref country code:GB

Ref legal event code:IF02

PGFPAnnual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code:FR

Payment date:20021108

Year of fee payment:19

PGFPAnnual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code:GB

Payment date:20031105

Year of fee payment:20

PGFPAnnual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code:DE

Payment date:20031113

Year of fee payment:20

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:FR

Free format text:LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date:20040730

REGReference to a national code

Ref country code:FR

Ref legal event code:ST

PG25Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code:GB

Free format text:LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date:20041104

REGReference to a national code

Ref country code:GB

Ref legal event code:PE20

APAHAppeal reference modified

Free format text:ORIGINAL CODE: EPIDOSCREFNO

PLABOpposition data, opponent's data or that of the opponent's representative modified

Free format text:ORIGINAL CODE: 0009299OPPO


[8]ページ先頭

©2009-2025 Movatter.jp