Movatterモバイル変換


[0]ホーム

URL:


CN120152609A - A relaxation type memristor and its preparation method and application - Google Patents

A relaxation type memristor and its preparation method and application
Download PDF

Info

Publication number
CN120152609A
CN120152609ACN202510612463.1ACN202510612463ACN120152609ACN 120152609 ACN120152609 ACN 120152609ACN 202510612463 ACN202510612463 ACN 202510612463ACN 120152609 ACN120152609 ACN 120152609A
Authority
CN
China
Prior art keywords
memristor
electrode layer
layer
top electrode
relaxed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202510612463.1A
Other languages
Chinese (zh)
Other versions
CN120152609B (en
Inventor
翟天佑
宁可
秦澜浩
关朋飞
李渊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huazhong University of Science and Technology
Original Assignee
Huazhong University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huazhong University of Science and TechnologyfiledCriticalHuazhong University of Science and Technology
Priority to CN202510612463.1ApriorityCriticalpatent/CN120152609B/en
Publication of CN120152609ApublicationCriticalpatent/CN120152609A/en
Application grantedgrantedCritical
Publication of CN120152609BpublicationCriticalpatent/CN120152609B/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Classifications

Landscapes

Abstract

Translated fromChinese

本发明属于半导体器件相关技术领域,其公开了一种弛豫型忆阻器及其制备方法与应用,所述忆阻器包括自下而上设置的底电极层、阻变层及顶电极层,所述顶电极层的材料为非活性金属单质或者含有非活性金属的合金;所述阻变层为无机分子晶体薄膜。所述忆阻器采用非活性金属作为忆阻器顶电极层的材料,并控制导电丝在无机分子晶体阻变层中的生长过程,从而获得稳定可调的电导状态,进一步将实现对模拟电信号的精确映射,为基于忆阻器的神经形态计算提供更高的精度。

The present invention belongs to the technical field related to semiconductor devices, and discloses a relaxation type memristor and its preparation method and application. The memristor comprises a bottom electrode layer, a resistive switching layer and a top electrode layer arranged from bottom to top, and the material of the top electrode layer is an inactive metal element or an alloy containing an inactive metal; the resistive switching layer is an inorganic molecular crystal film. The memristor uses an inactive metal as the material of the top electrode layer of the memristor, and controls the growth process of the conductive filament in the inorganic molecular crystal resistive switching layer, so as to obtain a stable and adjustable conductivity state, and further realizes the accurate mapping of analog electrical signals, providing higher accuracy for neuromorphic computing based on memristors.

Description

Relaxation type memristor and preparation method and application thereof
Technical Field
The invention belongs to the technical field related to semiconductor devices, and particularly relates to a relaxation type memristor, and a preparation method and application thereof.
Background
The memristor is used as a novel electronic device with a resistance memory function, the resistance value of the memristor can be reversibly switched along with the stimulation of an external voltage or current, so that information is stored and processed in a resistance value form, and the memristor becomes a powerful candidate for realizing an artificial neural network in a hardware level due to the inherent dynamic characteristic and nonlinear resistance change behavior of the memristor, and has great potential in the aspects of simulating the plasticity of a nerve synapse and executing complex calculation tasks.
The memristor reported at present is mostly based on active metal (Cu, ag and the like) conductive wires to realize resistance switching, and the number of adjustable conductive states is limited by the conductive wire forming and the conductivity mutation phenomenon in the breaking process, so that the linearity of the system is reduced. The limited number of conductance states cannot fully reflect the original data information, and incorrect signal output is caused when a calculation task is executed, so that the calculation performance is seriously affected.
The multi-resistance-state-based analog coding can more accurately retain the original characteristics of data, which is important for improving the recognition accuracy of the neural network, so that the neural morphology calculation is suitable for wider application scenes and more complex calculation tasks. Accordingly, the current development work focuses on developing memristors with tunable conductance states and excellent short-term dynamics, and ensuring that their internal storage states accurately map the characteristic information of the input data.
Disclosure of Invention
Aiming at the defects or improvement demands of the prior art, the invention provides a relaxation type memristor, and a preparation method and application thereof, and aims to solve the problem that the number of conductive states of the existing memristor is limited.
In order to achieve the above object, according to one aspect of the present invention, there is provided a relaxation type memristor, which includes a bottom electrode layer, a resistive switching layer, and a top electrode layer disposed from bottom to top, where a material of the top electrode layer is an inactive metal simple substance or an alloy containing an inactive metal, and the resistive switching layer is an inorganic molecular crystal film.
Further, the inactive metal simple substance is any one of antimony, gold, ruthenium and platinum.
Further, the alloy contains more than two of antimony, gold, ruthenium and platinum, and the atom of any doping component is more than 5%.
Further, the top electrode layer has a thickness of 5 nm-200 a nm a.
Further, the inorganic molecular crystal film is made of one of Sb2O3 and As2O3, and the thickness of the resistance change layer is 5 nm-100 nm.
Further, the material of the bottom electrode layer is any one of Pt, cr, tiN and graphite.
Further, the material of the bottom electrode layer is Pt, cr or TiN, and the thickness of the bottom electrode layer is 5 nm-50 nm.
Further, the bottom electrode layer is made of graphite, and the thickness of the bottom electrode layer is 0.3 nm-30 nm.
The invention provides a preparation method of a relaxation type memristor, which is used for preparing the relaxation type memristor.
The invention also provides an application of the relaxation type memristor in nerve morphology calculation.
In general, compared with the prior art, the relaxation type memristor and the preparation method and application thereof have the following main beneficial effects:
1. The invention adopts inactive metal antimony (Sb), gold (Au), ruthenium (Ru) or platinum (Pt) as the material of the top electrode layer of the memristor. Based on an electrochemical metallization resistance change mechanism, metal ions are driven to migrate and undergo oxidation-reduction reaction in a resistance change layer through an electric field, so that conductive wires are formed or broken, and the switching of high-resistance and low-resistance states is realized. Unlike other active metal top electrodes (such as silver Ag, copper Cu, titanium Ti, etc.), the inactive metal has higher diffusion activation energy, the conductive wire grows slowly under the action of an external electric field, and the device conductance changes gradually in the resistance change process, so that a large number of distinguishable conductance states are obtained, and the precise control of the memristor resistance state is realized.
2. The application of the invention breaks the limitation that the nerve morphology calculation is difficult to directly process the analog signals through hardware, greatly improves the complex signal processing precision, and provides a feasible solution for the hardware implementation of the brain-like nerve morphology calculation.
Drawings
FIG. 1 is a schematic diagram of a memristor in embodiment 1 of the present disclosure.
FIG. 2 is an I-V characteristic diagram of a memristor in example 1.
FIG. 3 is a graph of relaxation behavior of memristors in example 1.
FIG. 4 is an impulse response characteristic diagram of the memristor in example 1.
FIG. 5 is a 5-bit pulse code diagram of a memristor in example 1.
Detailed Description
The present invention will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present invention more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention. In addition, the technical features of the embodiments of the present invention described below may be combined with each other as long as they do not collide with each other.
The invention provides a relaxation type memristor, which adopts inactive metal as a material of a memristor top electrode layer, and controls the growth process of a conductive wire in an inorganic molecular crystal resistance change layer, so that a stable and adjustable conductivity state is obtained, accurate mapping of analog electric signals is further realized, and higher precision is provided for calculation of nerve morphology based on the memristor.
The memristor comprises a bottom electrode layer, a resistance changing layer and a top electrode layer which are arranged from bottom to top, wherein the material of the top electrode layer is an inactive metal simple substance or an alloy containing inactive metal, and the resistance changing layer is an inorganic molecular crystal film.
The non-active metal simple substance is any one of antimony (Sb), gold (Au), ruthenium (Ru) and platinum (Pt), the alloy contains more than two of antimony (Sb), gold (Au), ruthenium (Ru) and platinum (Pt), the atom of any doping component is more than 5%, and the thickness of the top electrode layer is 5 nm-200 nm.
The inorganic molecular crystal film is made of one of Sb2O3 and As2O3, and the thickness of the resistance change layer is 5 nm-100 nm.
The bottom electrode layer is made of Au, pt, cr, tiN parts by weight of Pt, cr or TiN and has a thickness of 5.5 nm-50 parts by weight of nm parts by weight of 5.3-nm-30 parts by weight of nm parts by weight of graphite.
The invention also provides a preparation method of the relaxation type memristor, which comprises the following steps:
(1) A bottom electrode layer is deposited on the substrate or formed by mechanically stripping the few layers of graphene.
(2) And preparing an inorganic molecular crystal film on the bottom electrode to form a resistive layer.
(3) And depositing an inactive metal simple substance or an alloy containing inactive metal on the resistive layer to form a top electrode layer.
The method for depositing the non-active metal simple substance on the resistance change layer comprises the steps of forming a film on a substrate by adopting thermal evaporation deposition, electron beam evaporation deposition or magnetron sputtering deposition, and the method for depositing the alloy containing the non-active metal on the resistance change layer comprises the steps of forming an alloy film on the substrate by adopting multi-source evaporation, evaporation alloy metal sources or a method for alternately depositing different metal films and annealing.
In one embodiment, the resistive layer is a thin film of Sb2O3 or As2O3 grown directly on the bottom electrode layer by thermal evaporation deposition.
The bottom electrode layer is one of Au, pt, cr, tiN or mechanically exfoliated graphene deposited by thermal evaporation, electron beam evaporation or magnetron sputtering.
The invention also provides an application of the relaxation type memristor in nerve morphology calculation, which comprises pulse signal processing, time sequence data prediction and image classification,
The present invention will be described in further detail with reference to the following examples.
Example 1
The structure of the memristor device provided in this embodiment 1 is shown in fig. 1, where the top electrode layer is a metal Sb simple substance film.
The preparation method of the memristive device in the embodiment 1 comprises the following steps:
(1) The silicon wafer is used as a substrate, and oxygen plasma treatment is carried out on the substrate, wherein the plasma treatment condition is that the oxygen flow is 20 sccm, the power is 80W, and the cleaning time is 10min. The mechanically peeled graphene tape was then applied to the surface of the substrate, and the substrate was placed on a hot plate and heated at 100 ℃ for 2 min. And after heating, the adhesive tape is taken off, and the graphene is transferred to the surface of the substrate. And selecting graphene with smaller thickness under the light mirror as a bottom electrode.
(2) And preparing a lead pattern on the graphene by using an electron beam lithography method. The photoresist used was PMMA, and after spin-coating, the photoresist was baked at 150℃for 5 minutes. After exposure was completed, the sample was immersed in a developer for 5 s to 10 s, then immersed in a fixing solution for 10 s and blow-dried with a nitrogen gun.
(3) And (3) depositing Cr/Au films on the lead patterns prepared in the step (2) by adopting thermal evaporation deposition for testing needle insertion, wherein the thicknesses of the Cr and Au films are 10 nm and 50nm respectively. The technological conditions are that Cr or Au particles are used as evaporation source, nitrogen is used as evaporation atmosphere, the evaporation rate is 0.2A/s, and the chamber pressure is less than 8 multiplied by 10-4 Pa. After coating, the sample with the bottom electrode is placed in acetone, and the acetone is heated to 60-70 ℃ and soaked in 20min to finish photoresist removal.
(4) And a layer of Sb2O3 is deposited on the bottom electrode by adopting thermal evaporation deposition as a resistance change layer, and the thickness of the Sb2O3 film is 10 nm. The process conditions are that Sb2O3 powder is used as an evaporation source, nitrogen is used as an evaporation atmosphere, the evaporation rate is 0.1A/s, and the chamber pressure is less than 8 multiplied by 10-4 Pa.
(5) And (3) preparing a top electrode pattern on the Sb2O3 resistive switching layer by using an electron beam lithography method, wherein the process conditions are the same as those of the step (2).
(6) And (3) adopting thermal evaporation deposition, and depositing a layer of Sb film on the top electrode pattern prepared in the step (5) to serve as a top electrode layer, wherein the thickness of the Sb film is 40 nm. The technological conditions are that Sb particles are used as evaporation source, nitrogen is used as evaporation atmosphere, the evaporation rate is 0.1A/s, and the chamber pressure is less than 8 multiplied by 10-4 Pa.
(7) And (3) adopting thermal evaporation deposition, and depositing a layer of Au film as a protective layer on the top electrode prepared in the step (6), wherein the thickness of the Au film is 20 nm. The technological conditions are that Au particles are used as evaporation source, nitrogen is used as evaporation atmosphere, the evaporation rate is 0.2A/s, and the chamber pressure is less than 8 multiplied by 10-4 Pa. And after coating, placing the sample deposited with the top electrode into acetone, heating the acetone to 60-70 ℃, and soaking the acetone into 20 min to finish photoresist removal, thereby obtaining the memristor.
Analysis of results
In the embodiment 1, an I-V characteristic curve of the memristor based on the Sb elemental top electrode layer is shown in fig. 2, the device shows typical non-threshold volatile resistance change characteristics under the condition of lower current limit (100 nA), the conductance gradually changes in the setting and resetting processes, the setting voltage of the device is 2.5V, the switching ratio is about 104, and the device has obvious high-low resistance states.
The relaxation curve of the memristor based on the Sb elemental top electrode layer in this example 1 is shown in fig. 3, where a stimulus pulse of 2V is applied to the device, then the device current is continuously read with a voltage of 0.1V, and the current is observed to decay gradually with time, and the relaxation time is about 5 μs, which indicates that the device has a typical time-dependent characteristic and can be used for processing time-series signals.
The impulse response characteristics of the memristor based on the Sb elemental top electrode layer in this example 1 are shown in fig. 4. The same pulses (pulse width 3.5V, pulse width 10) were applied continuously at intervals of 2 mus and the dynamic response of the device was checked, and the current was gradually increased as the number of pulses was increased. Further, the current of the memristor was modulated with a 5-bit pulse sequence to obtain 32 distinguishable conductance states, the results of which are shown in fig. 5. The above experimental results demonstrate that the conductance of the device can be precisely adjusted by an electrical pulse.
Example 2
This example 2 uses the same procedure as example 1 to produce a memristive device, except that the top electrode is an alloy film deposited by co-sputtering, in which the base metal is Au, the doped inactive metal is Sb, and the Sb doping atomic ratio is 10%.
It will be readily appreciated by those skilled in the art that the foregoing description is merely a preferred embodiment of the invention and is not intended to limit the invention, but any modifications, equivalents, improvements or alternatives falling within the spirit and principles of the invention are intended to be included within the scope of the invention.

Claims (10)

CN202510612463.1A2025-05-132025-05-13 A relaxation type memristor and its preparation method and applicationActiveCN120152609B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN202510612463.1ACN120152609B (en)2025-05-132025-05-13 A relaxation type memristor and its preparation method and application

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN202510612463.1ACN120152609B (en)2025-05-132025-05-13 A relaxation type memristor and its preparation method and application

Publications (2)

Publication NumberPublication Date
CN120152609Atrue CN120152609A (en)2025-06-13
CN120152609B CN120152609B (en)2025-08-22

Family

ID=95945657

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN202510612463.1AActiveCN120152609B (en)2025-05-132025-05-13 A relaxation type memristor and its preparation method and application

Country Status (1)

CountryLink
CN (1)CN120152609B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20030053350A1 (en)*2001-08-132003-03-20Krieger Juri H.Memory device
US20150021537A1 (en)*2013-07-192015-01-22Asm Ip Holding B.V.Method of making a resistive random access memory device
WO2015167495A1 (en)*2014-04-302015-11-05Hewlett-Packard Development Company, L.P.Printhead with an off-chip memristor assembly
US20170077182A1 (en)*2015-09-152017-03-16The Regents Of The University Of CaliforniaMemristors and method for fabricating memristors
US20210083186A1 (en)*2019-09-122021-03-18Cerfe Labs, Inc.Formation of a correlated electron material (cem)
CN113594360A (en)*2021-07-192021-11-02华中科技大学Memristor based on inorganic molecular crystal, preparation method and application thereof
CN114314659A (en)*2021-12-302022-04-12华中科技大学Two-dimensional inorganic molecular crystal Sb2O3Nano material, preparation method and application

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US20030053350A1 (en)*2001-08-132003-03-20Krieger Juri H.Memory device
US20150021537A1 (en)*2013-07-192015-01-22Asm Ip Holding B.V.Method of making a resistive random access memory device
WO2015167495A1 (en)*2014-04-302015-11-05Hewlett-Packard Development Company, L.P.Printhead with an off-chip memristor assembly
US20170077182A1 (en)*2015-09-152017-03-16The Regents Of The University Of CaliforniaMemristors and method for fabricating memristors
US20210083186A1 (en)*2019-09-122021-03-18Cerfe Labs, Inc.Formation of a correlated electron material (cem)
CN113594360A (en)*2021-07-192021-11-02华中科技大学Memristor based on inorganic molecular crystal, preparation method and application thereof
CN114314659A (en)*2021-12-302022-04-12华中科技大学Two-dimensional inorganic molecular crystal Sb2O3Nano material, preparation method and application

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
XUE W, GAO C, ZHANG Z, ET AL.: "Native drift and Mott nanochannel in layered V2O5 film for synaptic and nociceptive simulation", 《SCIENCE CHINA MATERIALS》, vol. 66, no. 2, 16 September 2022 (2022-09-16), pages 1*
牟文生,周硼,于永鲜: "《高等学校理工科化学化工类规划教材 大学化学基础教程》", 29 February 2024, 大连:大连理工大学出版社, pages: 215*
肖淑娟,张春娜: "《普通化学》", 31 August 2014, 成都:电子科技大学出版社, pages: 233*

Also Published As

Publication numberPublication date
CN120152609B (en)2025-08-22

Similar Documents

PublicationPublication DateTitle
Ilyas et al.Controllable resistive switching of STO: Ag/SiO2-based memristor synapse for neuromorphic computing
Kim et al.Neuronal dynamics in HfO x/AlO y-based homeothermic synaptic memristors with low-power and homogeneous resistive switching
Chandrasekaran et al.Enhanced synaptic linearity in ZnO-based invisible memristive synapse by introducing double pulsing scheme
Pereira et al.Noble‐metal‐free memristive devices based on IGZO for neuromorphic applications
Gao et al.Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices
Praveen et al.Top electrode dependent resistive switching in M/ZnO/ITO memristors, M= Al, ITO, Cu, and Au
Abbas et al.Structural engineering of tantalum oxide based memristor and its electrical switching responses using rapid thermal annealing
Liu et al.HfO2/WO3 heterojunction structured memristor for high‐density storage and neuromorphic computing
US12364172B2 (en)Electrical memristive devices based on bilayer arrangements of HfOy and WOx
He et al.CMOS back-end compatible memristors for in situ digital and neuromorphic computing applications
Zeng et al.Approaching the Ideal Linearity in Epitaxial Crystalline‐Type Memristor by Controlling Filament Growth
CN110444660A (en)A kind of memory resistor and preparation method thereof with class brain characteristic
Guo et al.An electronic synapse device based on aluminum nitride memristor for neuromorphic computing application
Weng et al.High‐Performance Memristors Based on Few‐Layer Manganese Phosphorus Trisulfide for Neuromorphic Computing
CN109585650B (en)Glial cell-like neuromorphic device and preparation method thereof
CN116723760A (en)Memristor structure capable of simulating synaptic plasticity and action potential and preparation method thereof
Silva et al.Perspective: Zinc‐Tin Oxide Based Memristors for Sustainable and Flexible In‐Memory Computing Edge Devices
Cha et al.Highly reliable synaptic cell array based on organic–inorganic hybrid bilayer stack toward precise offline learning
CN120152609B (en) A relaxation type memristor and its preparation method and application
CN112018236A (en) A PZT-based memristive device, its preparation method and its application
Byun et al.Convolutional neural network for high-performance reservoir computing using dynamic memristors
Misra et al.Controllable Conductance Quantization in Electrochemical Metallization Based Tantalum Oxide Crossbar RRAM Devices
CN117255610A (en)Method for preparing composite resistive layer nonvolatile memristor through anodic oxidation
CN117279487A (en)Method for preparing memristor by electrochemical anodic oxidation
CN114665016A (en)Flexible multi-gate electrode synaptic transistor and preparation method and application thereof

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination
GR01Patent grant
GR01Patent grant

[8]ページ先頭

©2009-2025 Movatter.jp